

THE KLUWER INTERNATIONAL SERIES
IN ENGINEERING AND COMPUTER SCIENCE

VLSI, COMPUTER ARCHITECTURE AND
DIGITAL SIGNAL PROCESSING

Consulting Editor

Jonathan Allen

Other books in the series:

ROBUSTNESS IN AUTOMATIC SPEECH RECOGNITION. Jean-Claude Junqua, Jean-Paul Haton

ISBN: 0-7923-9646-4

HIGH-PERFORMANCE DIGITAL VLSI CIRCUIT DESIGN. Richard X. Gu, Khaled M.

Sharaaf, Mohamed I. Elmasry

LOW POWER DESIGN METHODOLOGIES. Jan M. Rabaey, Massoud Pedram

ISBN: 0-7923-9630-8

MODERN METHODS OF SPEECH PROCESSING. Ravi P. Ramachandran

ISBN: 0-7923-9607-3

LOGIC SYNTHESIS FOR FIELD-PROGRAMMABLE GATE ARRAYS. Rajeev Murgai,

Robert K. Brayton

ISBN: 0-7923-9536-4

CODE GENERATION FOR EMBEDDED PROCESSORS. P. Marwedel, G. Goossens

ISBN: 0-7923-9577-8

DIGITAL TIMING MACROMODELING FOR VLSI DESIGN VERIFICATION. Jeong-

Tack Kong, David Overhauser

ISBN: 0-7923-9530-8

DIGIT-SERIAL COMPUTATION. Richard Hartley, Keshab K. Parhi

ISBN: 0-7923-9573-5

FORMAL SEMANTICS FOR VHDL. Carlos Delgado Kloos, Peter T. Breuer

ISBN: 0-7923-9552-2

ON OPTIMAL INTERCONNECTIONS FOR VLSI. Andrew B. Kahng, Gabriel Robins

ISBN: 0-7923-9483-6

SIMULATION TECHNIQUES AND SOLUTIONS FOR MIXED-SIGNAL COUPLING IN

INTEGRATED CIRCUITS. Nishath K. Verghese, Timothy J. Schmerbeck, David J. Allstot

ISBN: 0-7923-9544-1

MIXED-MODE SIMULATION AND ANALOG MULTILEVEL SIMULATION. Resve

Salein, Shyh-Jye Jou, A. Richard Newton

ISBN: 0-7923-9473-9

CAD FRAMEWORKS: Principles and Architectures. Pieter van der Wolf

ISBN: 0-7923-9501-8

PIPELINED ADAPTIVE DIGITAL FILTERS. Naresh R. Shanbhag, Keshab K. Parhi

ISBN: 0-7923-9463-1

TIMED BOOLEAN FUNCTIONS: A Unified Formalism for Exact Timing Analysis. William K.C. Lam, Robert K. Brayton

ISBN: 0-7923-9454-2

AN ANALOG VLSI SYSTEM FOR STEREOSCOPIC VISION. Misha Manoogian

BINARY DECISION DIAGRAMS
AND APPLICATIONS
FOR VLSI CAD

Shin-ichi Minato

NTT LSI Laboratories
Kanagawa, Japan

KLUWER ACADEMIC PUBLISHERS
Boston / Dordrecht / London

Distributors for North America:
Kluwer Academic Publishers
101 Philip Drive
Assinippi Park
Norwell, Massachusetts 02061 USA

Distributors for all other countries:
Kluwer Academic Publishers Group
Distribution Centre
Post Office Box 322
3300 AH Dordrecht, THE NETHERLANDS

Library of Congress Cataloging-in-Publication Data
A.C.I.P. Catalogue record for this book is available
from the Library of Congress.



Recn No: 0256083
Call No: 621.381 73 M1N

CONTENTS

FOREWORD	ix
PREFACE	xi
1 INTRODUCTION	1
1.1 Back ground	1
1.2 Outline of the Book	4
2 TECHNIQUES OF BDD MANIPULATION	7
2.1 Binary Decision Diagrams	7
2.2 Logic Operations	11
2.3 Memory Management	16
2.4 Attributed Edges	16
2.5 Implementation and Experiments	21
2.6 Conclusion	24
3 VARIABLE ORDERING FOR BDDs	25
3.1 Properties of the Variable Ordering	26
3.2 Dynamic Weight Assignment Method	28
3.3 Minimum-Width Method	31
3.4 Conclusion	36
4 REPRESENTATION OF MULTI-VALUED FUNCTIONS	39
4.1 Boolean Functions with Don't Care	39
4.2 Representation of Boolean-to-Integer Functions	43
4.3 Remarks and Discussions	45

Copyright © 1996 by Kluwer Academic Publishers

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, mechanical, photo-copying, recording, or otherwise, without the prior written permission of the publisher, Kluwer Academic Publishers, 101 Philip Drive, Assinippi Park, Norwell, Massachusetts 02061

Printed on acid-free paper.

Printed in the United States of America

FOREWORD

Symbolic Boolean manipulation using Binary Decision Diagrams (BDDs) has been applied successfully to a wide variety of tasks, particularly in very large scale integration (VLSI) computer-aided design (CAD). The concept of decision graphs as an abstract representation of Boolean functions dates back to early work by Lee and Akers. In the last ten years, BDDs have found widespread use as a concrete data structure for symbolic Boolean manipulation. With BDDs, functions can be constructed, manipulated, and compared by simple and efficient graph algorithms. Since Boolean functions can represent not just digital circuit functions, but also such mathematical domains as sets and relations, a wide variety of CAD problems can be solved using BDDs.

Although I can claim some credit in initiating the use of BDDs for symbolic Boolean manipulation, the state of the art in the field has been advanced by researchers around the world. In particular, the group headed by Prof. Shuzo Yajima at Kyoto University has been the source of many important research results as well as the spawning ground for some of the most productive researchers. Shin-Ichi Minato is a prime example of this successful research environment. While a Master's student at Kyoto University, he and his colleagues developed important refinements to the BDD data structure, including a shared representation, attributed edges, and improved variable ordering techniques. Since joining the NTT LSI Laboratories, Minato has continued to make important research contributions. Perhaps most significant among these is the use of a zero-suppressed reduction rule when using BDDs to represent sparse sets. These "ZBDDs" have proved effective for such tasks as the cube-set manipulations in two-level logic optimization, as well as for representing polynomial expressions.

This book is based on Minato's Phd dissertation and hence focuses on his particular contributions to the field of BDDs. The book provides valuable information for both those who are new to BDDs as well as to long time aficionados. Chapters 1–4 provide a thorough and self-contained background to the area, in part because Minato's contributions have become part of the mainstream practice. Chapters 5–7 present an area for which Minato's contributions have been of central importance, namely the encoding of combinatorial problems as sparse sets and their solution using ZBDDs. Chapters 8–9 carry these ideas beyond Boolean functions, using BDDs to

5 GENERATION OF CUBE SETS FROM BDDS	49	REFERENCES	133
5.1 Previous Works	50		
5.2 Generation of Prime-Irredundant Cube Sets	51		
5.3 Experimental Results	55		
5.4 Conclusion	59		
6 ZERO-SUPPRESSED BDDS	61		
6.1 BDDs for Sets of Combinations	62		
6.2 Zero-Suppressed BDDs	65		
6.3 Manipulation of ZBDDs	67		
6.4 Unate Cube Set Algebra	72		
6.5 Implementation and Applications	76		
6.6 Conclusion	80		
7 MULTI-LEVEL LOGIC SYNTHESIS USING ZBDDs	81		
7.1 Implicit Cube Set Representation	82		
7.2 Factorization of Implicit Cube Set Representation	86		
7.3 Implementation and Experimental Results	91		
7.4 Conclusion	93		
8 IMPLICIT MANIPULATION OF POLYNOMIALS BASED ON ZBDDs	95		
8.1 Representation of Polynomials	95		
8.2 Algorithms for Arithmetic Operations	98		
8.3 Implementation and Experiment	103		
8.4 Application for LSI CAD	104		
8.5 Conclusion and Remarks	105		
9 ARITHMETIC BOOLEAN EXPRESSIONS	109		
9.1 Introduction	109		
9.2 Manipulation of Arithmetic Boolean Expressions	110		
9.3 Applications	118		
9.4 Conclusion	128		
10 CONCLUSIONS	129		

represent polynomial expressions and integer-valued functions. These latter parts provide intriguing insights into how BDDs can be applied outside VLSI CAD.

PREFACE

Randal E. Bryant
Carnegie Mellon University

This book is a revised edition of my doctoral thesis, submitted to Kyoto University, Japan, in 1995. It is mainly a report of my research on the techniques of Boolean function manipulation using *Binary Decision Diagrams (BDDs)* and their applications for VLSI CAD systems. This research was done in Prof. Yajima's Laboratory at Kyoto University from 1987 to 1990 and in NTT LSI Laboratories from 1990 to 1995.

Over the past ten years, since appearance of Bryant's paper in 1986, BDDs have attracted the attention of many researchers because of their suitability for representing Boolean functions. They are now widely used in many practical VLSI CAD systems. I hope that this book can serve as an introduction to BDD techniques and that it presents several new ideas on BDDs and their applications. I expect many computer scientists and engineers will be interested in this book since Boolean function manipulation is a fundamental technique not only in digital system design but also in exploring various problems in computer science.

The contributions of this book are summarized as follows. Chapters 2 through 4 present implementation and utility techniques of BDDs. Currently, there are few books or papers concisely describing the basic method of BDD manipulation, so those chapters can be read as an introduction to BDDs.

Transforming BDDs into another data structure is an important issue. Chapter 5 proposes a fast method for generating compact cube sets from BDDs. Cube set data structure is commonly used in digital system design, and the proposed method will find many applications since the cube sets are also used for representing a kind of knowledge in artificial intelligence or data base systems.

The concept of *Zero-suppressed BDDs (ZBDDs)*, introduced in Chapter 6, is the most important idea in this book. The use of ZBDDs results in the implicit cube set representation described in Chapter 7, and it greatly accelerates multi-level logic synthesis systems and enlarges the scale of the circuits to which these systems are applicable. Chapter 8 provides another application of ZBDDs: the manipulation of arithmetic polynomial formulas. This chapter presents the newest topic, not included in the original doctoral thesis.

Chapter 9 can be read independently from the other chapters. Here we apply the BDD techniques for solving various problems in computer science, such as the 8-queens problem, the traveling salesman problem, and a kind of scheduling problems. We developed an arithmetic Boolean expression manipulator, which is a helpful tool for the research or education related to discrete functions. This program, runs on a SPARC station, is open to the public. Anyone interested in this program can get it from an anonymous FTP server authorized by the *Information Processing Society of Japan*: [eda.kuee.kyoto-u.ac.jp \(130.54.29.134\)/pub/cad/BemII](http://eda.kuee.kyoto-u.ac.jp/(130.54.29.134)/pub/cad/BemII).

Throughout I have assumed that the reader of this book is a researcher, an engineer, or a student who is familiar with switching theory. Since BDD is a graph-based representation, I have endeavored to provide plentiful illustrations to help the reader's understanding, and I have shown experimental results whenever possible, in order to demonstrate the practical side of my work.

As always, this work would not have been possible without the help of many other people. First I would like to express my sincere appreciation to Professor Shuzo Yajima of Kyoto University for his continuous guidance, interesting suggestions, and encouragement during this research. I would also like to express my thanks to Dr. Nagisa Ishiura of Osaka University, who introduced me to the research field of VLSI CAD and BDDs, and has been giving me invaluable suggestions, accurate criticism, and encouragement throughout this research.

I express my deep gratitude to Professor Randal E. Bryant of Carnegie Mellon University. I started this research with his papers, and I received valuable suggestions and comments from him. I am honored by his writing the Foreword to this book.

I also acknowledge interesting comments that I have received from Professor Hiroshi Hiraiishi of Kyoto Sangyo University, Professor Hiroto Yasuura of Kyushu University, and Associate Professor Naofumi Takagi of Nagoya University. I would like to thank Dr. Kiyoharu Hattaguchi, Mr. Koichiro Yasuoka, and Mr. Shoichi Hirose of Kyoto University, Associate Professor Hiroyuki Ochi of Hiroshima City University, Mr. Yasuhiko Kounuma of Sanyo Corporation, and Kazuya Ioki of IBM Japan Corporation for their interesting discussions and for their collaboration in implementing the BDD program package.

Special thanks are also due to Professor Saburo Muroga of the University of Illinois at Urbana-Champaign and Professor Tetsutomi Sasao of Kyushu Institute of Technology for their instructive comments and advice on the publication of this book. I am grateful to Dr. Masahiro Fujita and Mr. Yusuke Matsunaga of Fujitsu Corporation, who started to work on BDDs early. I referred to their papers many times, and had fruitful discussions with them.

I also wish to thank Dr. Olivier Coudert of Synopsys corporation for his discussions on the implicit set representation, which led to the idea of ZBDDs. I would like to thank Professor Gary D. Hachtel and Associate Professor Fabio Somenzi of the University of Colorado at Boulder for their fruitful discussions on the application of BDDs to combinatorial problems. I am also grateful to Professor Robert K. Brayton of the University of California at Berkeley, Dr. Patrik McGeer of Cadence Berkeley Laboratories, Dr. Yoshinori Watanabe of Digital Equipment Corporation, and Mr. Yuji Kukimoto of the University of California at Berkeley for their interesting discussions and suggestions on the techniques of BDD-based logic synthesis.

Thanks are also due to my colleagues in NTT Research Laboratories. I gratefully acknowledge the collaboration with Dr. Toshiaki Miyazaki and Dr. Atsushi Takahara in developing and evaluating the BEM-II program. I am also grateful to Mr. Hiroshi G. Okuno and Mr. Masayuki Yamagiya for their interest in BEM-II applications. I also thank Mr. Noriyuki Takahashi for his helpful comments on the application of ZBDDs for fault simulation.

I wish to express my special gratitude to Mr. Yasuyoshi Sakai, Dr. Osamu Karatsu, Mr. Tamio Hoshino, Mr. Makoto Endo, and all the other members of NTT Advanced LSI Laboratory for giving me an opportunity to write this book and for their advice and encouragement. Thanks are due to all the members of the Professor Yajima's Laboratory for their discussions and helpful supports throughout this research.

Lastly, I thank my parents and my wife for their patience, support, and encouragement.

BINARY DECISION DIAGRAMS
AND APPLICATIONS
FOR VLSI CAD

1

INTRODUCTION

1.1 BACKGROUND

The manipulation of Boolean functions is a fundamental part of computer science, and many problems in the design and testing of digital systems can be expressed as a sequence of operations on Boolean functions. The recent advance in very large-scale integration (VLSI) technology has caused these problems to grow beyond the scope of manual design procedures, and has resulted in the wide use of computer-aided design (CAD) systems. The performance of these systems greatly depends on the efficiency with which Boolean functions are manipulated, and this is also a very important technique in computer science problems such as artificial intelligence and combinatorics.

A good data structure is a key to efficient Boolean function manipulation. The following basic tasks must be performed efficiently in terms of execution time and memory space.

- Generating Boolean function data, which is the result of a logic operation (such as AND, OR, NOT, and EXOR), for given Boolean functions.
- Checking the tautology or satisfiability of a given Boolean function.
- Finding an assignment of input variables such that a given Boolean function becomes 1, or counting the number of such assignments.

Various methods for representing and manipulating Boolean functions have been developed, and some of the classical methods are *truth tables*, *pulse trees*, and *cube sets*.

Truth tables are suitable for manipulation on computers, especially on recent high-speed vector processors[TYY87] or parallel machines, but they need 2^n bit of memory to represent an n -input function — even a very simple one. A 100-input tautology function, for example, requires 2¹⁰⁰ bit of truth table. Since an exponential memory requirement leads to an exponential computation time, truth tables are impractical for manipulating Boolean functions with many input variables.

Parse trees for Boolean expressions sometimes give compact representations for functions that have many input variables, and that cannot be represented compactly using truth tables. A drawback to the use of parse trees, however, is that there are many different expressions for a given function. Checking the equivalence of two expressions is very hard because it is an NP problem, although rule-based method for transformation of the Boolean expressions have been developed[LCM89].

Cube sets (also called sum-of-products, PLA forms, covers, or two-level logics) are regarded as a special form of the Boolean expressions with the AND-OR two level structure. They have been extensively studied for many years and have been used to represent Boolean functions on computers. Cube sets sometimes give more compact representation than truth tables, but redundant cubes may appear in logic operations and they have to be reduced in order to check tautology or equivalency. This reduction process is time consuming. Other drawbacks are that NOT operation cannot be performed easily and that the size of cube sets for parity functions become exponential.

Because the classical methods are impractical for large-scale problems, it have been necessary to develop an efficient method for representing practical Boolean functions. The basic concept of *Binary Decision Diagrams (BDDs)* — which are graph representations of Boolean functions — was introduced by Akers in 1978[Ake78], and efficient methods for manipulating BDDs were developed by Bryant in 1986[Bry86]. BDDs have since attracted the attention of many researchers because of their suitability for representing Boolean functions. We can easily check the equivalence of two functions because a BDD gives a canonical form for a Boolean function. Although a BDD may in the worst case become of exponential size for the number of inputs, its size varies with the kind of functions (unlike a truth table, which always requires 2^n bit of memory). One attractive feature of BDDs is known that many practical functions can be represented by BDDs of feasible sizes.

There have been a number of attempts to improve the BDD technique in terms of execution time and memory space. One of them is the technique of *shared BDDs* [SBDDs][MY90], or multi-rooted BDDs, which manages a set of BDDs by joining them into a single graph. This method reduces the amount of memory required and makes it easy to check the equivalence of two BDDs. Another improvement of BDDs

is the implementation of *negative edges*, or *typed edges*[MB88]. These are attributed edges such that each edge can have a function of inverting and they are effective in reducing operation time and the size of the graph.

Boolean function manipulators using BDDs with these improved methods are implemented on workstations and are widely distributed as BDD packages[Bry86, MY90, MB88, BRB90], that have been utilized in various applications — especially in VLSI CAD systems — such as formal verification[FFK88, MB88, BCM90], logic synthesis[CMF93, MSB93], and testing[CHJ⁺90, TY91].

Despite the advantages of using BDDs to manipulate Boolean functions, there are some problems to be considered in practical applications. One of the problems is variable ordering. Conventional BDDs requires the order of input variables to be fixed, and the size of BDDs greatly depends on the order. It is hard to find the best order that minimizes the size, and the variable ordering algorithm is one of the most important issues in BDD utilization. Another problem occurs because we sometimes manipulate ternary-valued functions containing *don't care* to mask unnecessary information. In such cases, we have to devise a way of representing *don't cares* because the usual BDDs deal only with binary logics. This issue can be generalized to the representation for multi-valued logics or *integer functions*. It is also necessary to efficiently transform BDD representation into other kind of data structures, such as cube sets or Boolean expressions. This is important because in practical applications it is of course necessary to output the result of BDD manipulation.

As our understanding of BDDs has deepened, their range of applications has broadened. Besides having to manipulate Boolean functions, we are often faced with manipulating sets of combinations in many problems. One proposal is for multiple fault simulation by representing sets of fault combinations with BDDs[TY91]. Two others are verification of sequential machines using BDD representation for state sets[BCM90], and computation of prime implicants using *Meta products*[CMF93], which represent cube sets using BDDs. There is also general method for solving binate covering problems using BDDSQLS90. By mapping a set of combinations into the Boolean space, we can represent it as a characteristic function using a BDD. This method enables us to manipulate a huge number of combinations implicitly, something that had never been practical before. But because this BDD-based set representation does not completely match the properties of BDDs, the BDDs sometimes grow large because the reduction rules are not effective. There is room to improve the data structure for representing sets of combinations.

1.2 OUTLINE OF THE BOOK

This book discusses techniques related to BDDs and their applications for VLSI CAD systems. The remainder of this book is organized as follows.

In Chapter 2, we start with describing the basic concept of BDDs and Shared BDDs. We then present the algorithms of Boolean function manipulation using BDDs. In implementing BDD manipulators on computers, memory management is an important issue on system performance. We show such implementation techniques that make BDD manipulators applicable to practical problems. As an improvement of BDDs, we propose the use of *attributed edges*, which are the edges attached with several sorts of attributes representing a certain operation. Using these techniques, we developed a BDD subroutine package for Boolean function manipulation. We present the results of some experiments evaluating the applicability of this BDD package to practical problems.

In Chapter 3, we discuss the variable ordering for BDDs. This is important because the size of BDDs greatly depends on the order of the input variables. It is difficult to derive a method that always yields the best order to minimize BDDs, but with some heuristic methods, we can find a fairly good order in many cases. We first consider the general properties of variable ordering for BDDs, and then we propose two heuristic methods of variable ordering: *dynamic weight assignment method* and *minimum-width method*. Our experimental results show that these methods are effective to reduce BDD size in many cases, and are useful for practical applications.

In Chapter 4, we discuss the representation of multi-valued logic functions. In many problems in digital system design, we sometimes use ternary-valued functions containing *don't care*s. The technique of handling *don't care*s are basic and important for Boolean function manipulation. We show two methods: *ternary-valued BDDs* and *BDD pairs*, and compare their efficiency. This argument is extended to the functions that deal with integer values. To represent multi-valued logic functions, some variants of BDDs have been devised. We describe these methods and compare them as well as on the ternary-valued functions.

Chapter 5 presents a fast method for generating prime-irredundant cube sets from given BDDs. Prime-irredundant denotes a form such that each cube is a prime implicant and no cube can be eliminated. Our algorithm generates compact cube sets directly from BDDs, in contrast to the conventional cube set reduction algorithms, which commonly manipulate redundant cube sets or truth tables. Experimental results demonstrate that our method is very efficient in terms of time and space.

In Chapter 6, we propose *Zero-suppressed BDDs (ZBDDs)*, which are BDDs based on a new reduction rule. This data structure is adapted to sets of combinations, which appear in many combinatorial problems. ZBDDs can manipulate sets of combinations more efficiently than using conventional BDDs. We discuss the properties of ZBDDs, and show their efficiency based on statistical experiments. We then present the basic operators for ZBDDs. Those operators are defined as the operations on sets of combinations, which slightly differ from the Boolean function manipulation based on conventional BDDs.

When describing algorithms or procedures for manipulating BDDs, we usually use Boolean expressions based on switching algebra. Similarly, when considering ZBDDs, we can use *unate cube set expressions* and their algebra. This enables us to easily describe algorithms or procedures for ZBDDs. In this chapter, we present efficient algorithms for computing unate cube set operations, and show some practical applications.

In Chapter 7, an application for VLSI logic synthesis is presented. We propose a fast factorization method for implicit cube set representation based on ZBDDs. In this method, we can quickly factorize multi-level logics from implicit cube sets even for parity functions and full-adders, something that have not been possible with the conventional methods. Experimental results indicate both that our method is much faster than conventional methods and that the differences in speed are more significant for larger-scale problems. Our method greatly accelerates multi-level logic synthesis systems and enlarges the scale of the circuits to which they can be applied.

In Chapter 8, we present another good application of the ZBDD technique, one that manipulates arithmetic polynomial formulas containing higher-degree variables and integer coefficients. This method enables us to represent large-scale polynomials compactly and uniquely and to manipulate them in a practical time. Constructing canonical forms of polynomials immediately leads to equivalence checking of arithmetic expressions. Polynomial calculus is a basic part of mathematics, so it is useful for various problems.

In Chapter 9, we present a helpful tool for research on computer science. Our product, called *BEM-II*, calculates not only binary logic operations but also arithmetic operations on multi-valued logics (such as addition, subtraction, multiplication, division, equality and inequality). Such arithmetic operations provide simple descriptions for various problems. We show the data structure and algorithms for the arithmetic operations. We then describe the specification of *BEM-II* and some application examples.

In Chapter 10, the conclusion of this book is stated.

TECHNIQUES OF BDD MANIPULATION

This chapter introduces the basic concept of BDDs, which are now commonly used for Boolean function representation. We then discuss methods for manipulating BDDs on computers and describe techniques for reducing computation time and memory requirements.

2.1 BINARY DECISION DIAGRAMS

Binary Decision Diagrams (BDDs) are graph representation of Boolean functions, as shown Fig. 2.1(a). The basic concept of BDDs was introduced by Akers[Ake78], and an efficient manipulation method was developed by Bryant[Bry86].

A *BDD* is a directed acyclic graph with two terminal nodes, which we call the *0-terminal node* and *1-terminal node*. Each non-terminal node has an index to identify an input variable of the Boolean function and has two outgoing edges, called the *0-edge* and *1-edge*.

An *Ordered BDD (OBDD)* is a BDD where input variables appear in a fixed order in all the paths of the graph and no variable appears more than once in a path. In this book, we use natural numbers $1, 2, \dots$ for the indices of the input variables, and every non-terminal node has an index greater than those of its descendant nodes.¹

A compact OBDD is derived by reducing a binary tree graph, as shown in Fig. 2.1(b). In the binary tree, 0-terminals and 1-terminals represent logic values (0/1), and each

¹ Although this numbering is reversal to that in Bryant's paper[Bry86], it is convenient because the variable index at the root-node gives the number of variables for the function.




Figure 2.1 A BDD and a binary decision tree.

node represents the *Shannon's expansion* of the Boolean function:

$$f = \bar{x}_i \cdot f_0 \vee x_i \cdot f_1,$$

where i is the index of the node and where f_0 and f_1 are the functions of the nodes pointed to by the 0-edge and the 1-edges.

The following reduction rules give a *Reduced Ordered BDD (ROBDD)*:

1. Eliminate all the redundant nodes whose two edges point to the same node. (Fig. 2.2(a))
2. Share all the equivalent subgraphs. (Fig. 2.2(b))

ROBDDs give canonical forms for Boolean functions when the order of variables is fixed. This property is very important for practical applications, since we can easily check the equivalence of two Boolean function simply by checking the isomorphism of their ROBDDs. Most works relating to BDDs are based on the technique of the ROBDDs, so for simplicity in this book, we refer to ROBDDs as BDDs.

Since there are 2^{2^n} kinds of n -input Boolean functions, the representation requires at least 2^n bit of memory in the worst case. It is known that a BDD for an n -input function includes $O(2^n/n)$ nodes in general [LL92]. As each node consumes about $\lambda(n)$ bit (to distinguish the two child nodes from $O(2^n/n)$ nodes), the total storage





Figure 2.2 Reduction rules for BDDs.



(b) Node sharing.


space exceeds 2^n bit. The size of BDDs, however, varies with the kind of functions, whereas truth tables always require 2^n bit of memory. There is a class of Boolean functions that can be represented by a polynomial size of BDDs, and many practical functions fall into this class [YY90]. This is an attractive feature of BDDs.

A set of BDDs representing multiple functions can be united into a graph that consists of BDDs sharing their subgraphs with each other, as shown in Fig. 2.3. This sharing saves time and space to have duplicate BDDs. When the isomorphic subgraphs are completely shared, two equivalent nodes never coexist. We call such graphs *Shared BDDs* (SBDDs) [MIY90], or *multi-rooted BDDs*.

In the shared BDD environment, the following advantages are obtained:

- Equivalence checking can be performed immediately by just looking at the root nodes.
- We can save the time and space to have duplicate BDDs by only copying a pointer to the root node.

Bryant's original paper [Bry86] presents algorithms for manipulating non-shared (separated) BDDs, but shared BDDs are now widely used and algorithms more concise than original ones are available. In the rest of this book, we assume the shared BDD environment.



($F_1 = x_2 \cdot \bar{x}_1$, $F_2 = x_2 \oplus x_1$, $F_3 = \bar{x}_1$, $F_4 = x_2 \vee \bar{x}_1$.)

Figure 2.3 A shared BDD.

(Address)	(Index)	(0-edge)	(1-edge)
N_0	-	-	— 0
N_1	-	-	— 1
N_2	x_1	N_0	N_1
N_3	x_1	N_1	— $F_3 (= \bar{x}_1)$
N_4	x_2	N_0	N_3
N_5	x_2	N_2	— $F_2 (= x_2 \oplus x_1)$
N_6	x_2	N_3	— $F_4 (= x_2 \vee \bar{x}_1)$

Figure 2.4 BDD representation using a table.

In a typical implementation of a BDD manipulator, all the nodes are stored in a *node table* on the main memory of the computer. Figure 2.4 shows, as an example, a node table representing the BDDs shown in Fig. 2.3. Each node has three basic attributes: an index of the input variable and two pointers of the 0- and 1-edges. Some additional pointers and counters for maintaining the node table are attached to the node data. The 0- and 1-terminal nodes are at first allocated in the table as special nodes, and the other (non-terminal) nodes are gradually generated as the results of logic operations. By referring to the address of a node, we can immediately determine whether or not the node is a terminal.

In the shared BDD environment, all isomorphic subgraphs are shared. That is, two equivalent nodes should never coexist. To assure this, before creating a new node we

always check the reduction rules shown in Fig. 2.2. If the 0- and 1-edges have the same destination or if an equivalent node already exists, we do not create a new node but simply copy the pointer to the existing node. We use a hash table which indices all the nodes, so that the equivalent node can be checked in a constant time if the hash table acts successfully. The effectiveness of the hash table is important since it is frequently referred to in the BDD manipulation. In this technique, the uniqueness of the nodes is maintained, and every Boolean function can be identified by a 1-word address of the root node.

In a typical implementation, the BDD manipulator requires 20 to 30 Bytes of memory for each node. Today's workstations with more than 100 MByte of memory enable us to generate BDDs containing millions of nodes, but BDDs still grow beyond the memory capacity in some applications.


2.2 LOGIC OPERATIONS

In many cases, BDDs are generated as the results of logic operations. Figure 2.5 shows an example for $(x_1 \cdot x_2) \vee x_3$. First, trivial BDDs for x_1, x_2, x_3 are created. Then by applying the AND operation between x_1 and x_2 , the BDD for $(x_1 \cdot x_2)$ is generated. The final BDD for the entire expression is obtained as the result of the OR operation between $(x_1 \cdot x_2)$ and x_3 .

The basic logic operations are summarized as follows:

- Creating a BDD for a single variable function x_i .
- Generating \bar{f} for a given BDD f .
- Generating a BDD as the result of a binary operation $(f \circ g)$, that includes $(f \cdot g), (f \vee g)$ and $(f \oplus g)$.
- Generating a BDD for $f_{(x_i=0)}, f_{(x_i=1)}$.
- Equivalence checking of two BDDs.
- Finding the input assignments to satisfy $f = 1$.

In this section we show the algorithms of logic operations on BDDs.

Figure 2.5 Generation of BDDs for $F = x_1 \cdot x_2 \vee x_3$.

2.2.1 Binary Operations

The binary logic operation ($f \circ g$) is the most important part of the techniques of BDD manipulation. Its computation is based on the following expansion:

$$f \circ g = \bar{v} \cdot (f_{(v=0)} \circ g_{(v=0)}) \vee v \cdot (f_{(v=1)} \circ g_{(v=1)}),$$

where v is the highest ordered variable in f and g . This expansion creates a new node with the variable v having two subgraphs generated by suboperations ($f_{(v=0)} \circ g_{(v=0)}$) and ($f_{(v=1)} \circ g_{(v=1)}$). This formula means that the operation can be expanded to two suboperations ($f_{(v=0)} \circ g_{(v=0)}$) and ($f_{(v=1)} \circ g_{(v=1)}$) with respect to an input variable v . Repeating this expansion recursively for all the input variables, eventually a trivial operation appears, and the result is obtained. (For instance, $f \cdot 1 = f$, $f \oplus f = 0$, etc.) As mentioned in the previous section, we check the reduction rules before creating a new node.

The algorithm of computing h ($= f \circ g$) is summarized as follows. (Here $f.top$ denotes the input variable of the root node of f , and f_0 and f_1 are the BDDs pointed to by the 0-edge and the 1-edge from the root node.)

1. When f or g is a constant or when $f = g$: return a result according to the kind of the operation.
(Example) $f \cdot 0 = 0$, $f \vee f = f$, $f \oplus 1 = \overline{f}$
2. If $f.top$ and $g.top$ are identical:
$$\begin{aligned} h_0 &\leftarrow f_0 \circ g_0; h_1 \leftarrow f_1 \circ g_1; \\ \text{if } (h_0 = h_1) \ h &\leftarrow h_0; \\ \text{else } h &\leftarrow \text{Node}(f.top, h_0, h_1); \end{aligned}$$
3. If $f.top$ is greater than $g.top$:
$$\begin{aligned} h_0 &\leftarrow f_0 \circ g; h_1 \leftarrow f_1 \circ g; \\ \text{if } (h_0 = h_1) \ h &\leftarrow h_0; \\ \text{else } h &\leftarrow \text{Node}(f.top, h_0, h_1); \end{aligned}$$
4. If $f.top$ is less than $g.top$:
(Compute similarly to 3. by exchanging f and g)

As mentioned in previous section, we check the hash table before creating a new node to avoid duplication of the node.

Figure 2.6(a) shows an example. When we perform the operation between the nodes (1) and (5), the procedure is broken down into the binary tree, shown in Fig. 2.6(b). We usually compute this tree in a *depth-first manner*. It seems that this algorithm always takes a time exponential for the number of inputs, since it traverses the binary trees. However, some of these trees are redundant; for instance, the operations of (3)-(4) and (4)-(7) appear more than once. We can accelerate the procedure by using a hash-based cache that memorizes the results of recent operations. By referring to the cache before every recursive call, we can avoid duplicate executions for equivalent suboperations. This technique enables the binary logic operations to be executed in a time almost proportional to the size of the BDDs.

The cache size is important for the performance of the BDD manipulation. If the cache size is insufficient, the execution time grows rapidly. Usually we fix the cache size empirically, and in many cases it is several times greater or smaller than the number of the nodes.

2.2.2 Negation

A BDD for \overline{f} , which is the complement of f , has a form similar to that of the BDD for f : just the 0-terminal and the 1-terminal are exchanged. Complementary BDDs




Figure 2.6 Procedure of binary operation.

contain the same number of nodes, in contrast to the cube set representation, which sometimes suffers a great increase of the data size.

By using binary operation ($f \oplus 1$), we can compute \bar{f} in a time linear to the size of the BDDs. However, the operation is improved to a constant time by using the negative edge. The negative edges are a kind of attributed edges, discussed in Section 2.4. This technique is now commonly used in many implementations.

2.2.3 Restriction (Cofactoring)

After generating a BDD for f , we sometimes need to compute $f_{(v=0)}$ or $f_{(v=1)}$, such that an input variable is fixed to 0 or 1. This operation is called *restriction*, or *cofactorizing*. If v is the highest ordered variable in f , a BDD pointed to by the 0- or 1-edge of the root node is just returned. Otherwise we have to expand the BDDs until v become the highest ordered variable, and then re-combine them into one BDD. This procedure can be executed efficiently by using the cache technique as the binary operations. The computation time is proportional to the number of nodes that have an index greater than v .

Searching for the minimum-cost 1-path can be implemented by a backtrack search of the BDD. It appears to take an exponential time, but we can avoid duplicate tracking for shared subgraphs in the BDD by storing the minimum cost for the subgraph and referring to it at the second visit. This technique eliminates the need to visit each node more than once, so we can find the minimum cost 1-path in a time proportional to the number of nodes in the BDD.

With this method, we can immediately solve the problem if the BDD for the constraint function can be generated in the main memory of the computer. There are many practical examples where the BDD becomes compact. Of course, it is still an NP problem so in the worst case the BDD requires an exponential number of nodes and overflows the memory.

We can also efficiently count the number of the solutions to satisfy $f = 1$. On the root node of f , the number of solutions is computed as the sum of the solutions of the two subfunctions f_0 and f_1 . By using the cache technique to save the result on each node, we can compute the number of the solutions in a time proportional to the number of nodes in the BDD.

In a similar way, we can compute the truth table density for a given Boolean function represented by a BDD. The truth table density is the rate of 1's in the truth table, and it indicates the probability of satisfying $f = 1$ for an arbitrary assignment to the input variables. Using BDDs, we can compute it as an average of the density for the two subfunctions on each node.

2.2.4 Search for Satisfiable Assignment

When a BDD for f has been generated, it is easy to find an assignment of input variables to satisfy the function $f = 1$. If there is a path from the root node to the 1-terminal node (which we call *1-path*), the assignment for variables to activate the 1-path is a solution for $f = 1$. An excellent property of BDDs is that every non-terminal node is included in at least one 1-path. (This is obvious since if there is no 1-path, the node should be reduced into the 0-terminal node.) By traversing the BDD from the root node, we can easily find a 1-path in a time proportional to the number of the input variables, independently of the number of nodes.

In general, there are many solutions to satisfy a function. Under the definition of the costs to assign "1" to respective input variables, we can search for an assignment that minimizes the total cost [LS90], which is defined as $\sum_{i=1}^n (C_i \times x_i)$, where C_i is a non-negative cost for input variable $x_i (\in \{0, 1\})$. Many NP-complete problems can be described in the above format.

2.3 MEMORY MANAGEMENT

When generating BDDs for Boolean expressions, many intermediate BDDs are temporarily generated. It is important for the memory efficiency to delete such already used BDDs. If the used BDD shares subgraphs with other BDDs, we cannot delete the subgraphs. In order to determine the necessity of the nodes, a *reference counter* that shows the number of incoming edges is attached to each node. When a BDD becomes unnecessary, we decrease the reference counter of the root node, and if it becomes zero, the node can be eliminated. When a node is really deleted, we recursively execute this procedure on its descendant nodes. On the other hand, in the case of copying an edge to a BDD, the reference counter of the root node is increased.

Deletion of the used nodes saves memory space, but there may be a time cost because we might eliminate nodes that will later become necessary again. Besides, deletion of the nodes breaks the consistency of the cache for memorizing recent operation, so we have to recover (or clear) the cache. To avoid these problems, even when the reference counter becomes zero, we do not eliminate the nodes until the memory becomes full. Then they are deleted all at once as a *garbage collection*.

The BDD manipulator is based on the hash table technique, so we have to allocate a fixed size of hash table when initializing the program. At that time, it is difficult to estimate the final size of BDDs to be generated, but it is inefficient to allocate too much memory because other application programs cannot use the space. In our implementation, some small amount of space is allocated initially, and if the table becomes full during BDD manipulation, the table is re-allocated two or four times larger (unless the memory overflows). When the table size reaches the limit of extension, the garbage collection process is invoked.




Figure 2.7 Negative edges.

2.4.1 Negative edges

The negative edge has an attribute which indicates that the function of the subgraph pointed by the edge should be complemented, as shown in Fig. 2.7(a). This idea was introduced as Akers's *inverter*[Ake78] and Madre and Dillon's *typed edge*[MB88]. The use of negative edges results in some remarkable improvements:

- The BDD size is reduced by as much as one half.
 - Negation can be performed in a constant time.
 - Logic operations can be accelerated by applying rules such as $f \cdot \bar{f} = 0$, $f \vee \bar{f} = 1$, and $f \oplus \bar{f} = 1$.
 - Using the quick negation, we can transform operations such as *OR*, *NOR*, and *NAND* into *AND* by applying *De Morgan's theorem*, thus raising the hit rate of the cache of recent operations.
- The use of negative edges may break the uniqueness of BDDs. To preserve the uniqueness, we have to put two constraints:
1. Using 0-terminal node only.
 2. Not using a negative edge at the 0-edges on each node.

2.4 ATTRIBUTED EDGES

The *attributed edge* is the technique to reduce the computation time and memory required for BDDs by using edges with an attribute representing a certain operation. Several kinds of attributed edges have been proposed[MIY90]. In this section, we describe three kinds of attributed edges: *negative edges*, *input inverters*, and *variable shifters*. The negative edge is particularly effective and now widely implemented in BDD manipulators.




Figure 2.8 Input inverters.

If necessary, the negative edges can be carried over as shown in Fig. 2.7(b). These constraints are basically same as those in Madre and Billon's work[MB88].

2.4.2 Input Inverters

Since abuse of input inverters can also break the uniqueness of BDDs, we also place a constraint on their use. We use input inverters so that the two nodes f_0 and f_1 pointed to by the 0- and 1-edges satisfy the constraint: $(f_0 < f_1)$, where ' $<$ ' represents an arbitrary total ordering of all the nodes. In our implementation, each edge identifies the destination with the address of the node table, so we define the order as the value of the address. Under this constraint, the BDD forms may vary with the addressing manner, but the uniqueness is assured in the shared BDD environment.

2.4.3 Variable Shifters

When there are the two subgraphs that are isomorphic except for a difference of the index numbers of their input variables, we want to combine them into one subgraph by storing the difference of the indices. We therefore propose variable shifters, which




Figure 2.9 An example where input inverters are effective.

indicate that a number should be added to the indices of all its descendant nodes. We do not record information of variable index on each node because the variable shifter gives information about the distance between the pair of nodes. We place the following rules to use variable shifters:

1. On the edge pointing to a terminal node, do not use a variable shifter.

2. On the edge pointing to the root node of a BDD, the variable shifter indicates the absolute index number of the node.

3. Otherwise, a variable shifter indicates the difference between the index numbers of the start node and the end node of the edge.

As shown in Fig. 2.10, for example, the graphs representing $(x_1 \vee (x_2 \cdot x_3))$, $(x_2 \vee (x_3 \cdot x_4)), \dots, (x_k \vee (x_{k+1} \cdot x_{k+2}))$ can be joined into the same graph.

Using variable shifters, we can reduce the size of BDDs — especially when manipulating a number of regular functions, such as arithmetic systems. Another advantage of using variable shifters is that we can raise the hit rate of the cache of operations by applying the rule:

$$(f \circ g = h) \iff (f^{(k)} \circ g^{(k)} = h^{(k)}).$$

1. Partition S into a number of subsets S_0, S_1, \dots, S_n .
2. For any $k \geq 1$, define a mapping $\mathcal{F}_k : (S \rightarrow S)$, such that for any $f_k \in S_k$ there is a unique $f_0 \in S_0$ to satisfy $f_k = \mathcal{F}_k(f_0)$.




Figure 2.10 Variable shifters.

In this section, we describe the implementation of a BDD package and present the results of experiments evaluating the performance of the BDD package and the effect of attributed edges.

2.5 IMPLEMENTATION AND EXPERIMENTS

where $f(k)$ is a function whose indices are shifted by k from f and where \circ is a binary logic operation such as *AND*, *OR*, and *EXOR*.

2.4.4 General Consideration

Here we show a general method to define an attributed edge. Let S be the set of all the Boolean functions to be represented:

1. Divide S into the two subsets S_0 and S_1
2. Define a mapping $\mathcal{F} : (S \rightarrow S)$, such that for any $f \in S_1$ there is a unique $f_0 \in S_0$ to satisfy $f = \mathcal{F}(f_0)$.

\mathcal{F} represents the operation of the attributed edge. By applying \mathcal{F} , every subgraph for a function in S_1 is mapped into S_0 , and we use the subgraphs only in S_0 . This promotes BDD reduction up to a half. Notice that the reversal mapping from S_0 to S_1 breaks the uniqueness of BDD representation, so that we have to keep the rule on the location of using attributed edges.

The above argument explains both negative edges and input inverter. Variable shifters can also be explained if we extend the argument having more than two partitions, as follows:

We implemented an BDD program package on a Sun3/60 workstation (24Mbyte, SunOS 4.0). The program consists of about 800 lines of C code, and this package supports the following basic and the essential operations of Boolean functions:

- Giving the trivial functions, such as 1 (tautology), 0 (inconsistency), and x_k for a given index k .
- Generating BDDs by applying logic operations such as *NOT*, *AND*, *OR*, *EXOR*, and *restriction*.
- Equivalence or implication checking of two functions.
- Finding an assignment of inputs to satisfy a function.
- Copying and deleting BDDs.

These operations are modularized as functions of C language. By using them in combination, we can utilize the package for various applications without considering the detailed structure of the program. In this package we implemented attributed edges (negative edges, input inverters, and variable shifters). The storage requirement of this package is about 22 Bytes per node, and we can manage up to 700,000 nodes on our machine.

Table 2.1 Experimental results.

Circuit	Inputs	Circuit size Outputs	Nets	BDD nodes	Time (sec)
sel8	12	2	29	78	0.3
enc8	9	4	31	56	0.3
add8	18	9	65	119	0.4
add16	33	17	129	239	0.7
mult4	8	8	97	524	0.5
mult8	16	16	418	66161	24.8
c432	36	7	203	131299	55.5
c499	41	32	275	69217	22.9
c880	60	26	464	54019	17.5
c1355	41	32	619	212196	89.9
c1908	33	25	938	72537	33.0
c5315	178	123	2608	60346	31.3

2.5.2 Experimental Results

To evaluate the efficiency of the program, we generated BDDs from combinational circuits. Notice that in this experiment the BDDs represent the set of the functions of not only all primary outputs but all the internal nets. To count the number of nodes exactly, at last we execute garbage collection, that is unnecessary in practical use. We used the heuristic variable ordering: *Dynamic weight assignment method*, described in Chapter 3.

The results are listed in Table 2.1. The circuit "sel8" is an 8-bit data selector, and "enc 8" is an 8-bit encoder. The circuits "add8" and "add16" are 8-bit and 16-bit adders, and "mult4" and "mult8" are 4-bit and 8-bit multipliers. The tests are selected from the benchmarks in ISCAS'85[BF85]. The column "BDD nodes" lists the number of nodes in the set of BDDs, and the total time for loading the circuit data, ordering the input variables, and generating the BDDs is listed in column "Time (sec)."

The results show that we can represent the functions of these practical circuits quickly and compactly. It took less than a minute to represent circuits with dozens of inputs and hundreds of nets. We can see that the CPU time is almost proportional to the number of nodes.

Table 2.2 Effect of attributed edges.

Circuit	(A) BDD nodes	(B) Time (sec)		(C) BDD nodes		(D) Time (sec)	
		BDD nodes	Time (sec)	BDD nodes	Time (sec)	BDD nodes	Time (sec)
sel8	78	0.3	51	0.3	51	0.4	40
enc8	56	0.3	48	0.3	48	0.3	33
add8	119	0.4	81	0.4	81	0.4	49
add16	239	0.7	161	0.6	161	0.7	97
mult4	524	0.5	417	0.5	400	0.4	330
mult8	66161	24.8	52750	19.1	50504	19.8	46594
c432	131299	55.5	104066	36.5	103998	36.8	89338
c499	69217	22.9	65671	21.3	36986	21.8	36862
c880	54019	17.5	31378	10.8	30903	11.1	30548
c1355	212196	89.9	208324	49.3	119465	52.8	119201
c1908	72537	33.0	60850	21.6	39533	22.3	39373
c5315	60346	31.3	48353	.29.2	41542	28.6	40306

(A): Using nothing, (B): (A)+ output inverters,
(C): (B)+ input inverters, (D): (C) + variable shifters

To evaluate the effect of the attributed edges, we conducted the similar experiments by incrementally applying the three kinds of attributed edges. The results are shown in Table 2.2. Column (A) lists the results of the experiments using original BDDs without any kind of attributed edges, and column (B) lists the results obtained when using only negative edges. Comparing the results, we can see that the use of negative edges reduces the number of nodes by as much as 40% and speed up the computation markedly.

Column (C) lists the results obtained when using both input inverters and negative edges. The number of nodes is reduced owing to the use of input inverters, but there are no remarkable differences in CPU time. Input inverters were especially effective for the circuits "c499," "c1355," and "c1908," for which we can see up to 45% reduction in size.

And as we can see from the results listed in column (D), the additional use of the variable shifters reduced graph size still more without producing remarkable differences in the CPU time. Variable shifters are effective especially for the circuits with regular structures, such as arithmetic logics, and we can also see some effectiveness for other circuits.

These experimental results show that the combination of the three attributed edges is very effective in many cases, though none of them are themselves effective for all types of circuits.

2.6 CONCLUSION

In this chapter, we presented basic algorithms of Boolean function manipulation using BDDs, and we then described implementation techniques to make BDD manipulators applicable to practical problems. As an improvement of BDDs, we proposed the use of *attributed edges*, which are the edges attached with several kinds of attributes representing a certain operation. Particularly, the negative edges are now widely used because of their remarkable advantages. In the rest of this book, we show experimental results of BDD manipulation with negative edges.

Using these techniques, we implemented a BDD subroutine package. Experimental results show that we can efficiently manipulate very large-scale BDDs containing more than million of nodes. Such BDD manipulators have been developed and improved in many laboratories [Bry86, MIY90, MBB88, BRB90], and some program packages are opened as the public domain software. A number of works using those BDD packages are in progress. BDDs and their improvements will become the key techniques for solving various problems in computer science.

VARIABLE ORDERING FOR BDDS

BDDs give canonical forms of Boolean functions provided that the order of input variables is fixed, but the BDD for a given function can have many different forms depending on the permutation of the variables — and sometimes the size of BDDs greatly varies with the order. The size of BDDs determines not only the memory requirement but also the amount of execution time for their manipulation. The variable ordering algorithm is thus one of the most important issues in the application of BDDs. The effect of variable ordering depends on the kind of function to be handled. There are very sensitive functions whose BDDs vary extremely (exponentially) to the number of inputs by only reversing the order. Such functions often appear in practical digital system designs. On the other hand, there are some kinds of functions for which the variable ordering is ineffective. For The symmetric functions, for example, obviously have the same form for any variable order. It is known that the functions of multipliers [Bry91] cannot be represented by a polynomial-sized BDD in any order.

There are some works on the variable ordering. Concerning the method to find exactly the best order, Friedman et al. presented an algorithm [FS87] of $O(n^2 3^n)$ time based on the *dynamic programming*, where n is the number of inputs. For functions with many inputs, it is still difficult to find the best order in a practical time, although this algorithm has been improved to the point that the best order for some functions with 17 inputs can be found [SY91].

From the practical viewpoint, heuristic have been studied extensively. Malik et al. [MWBSV88] and Fujita et al. [FFK88] reported heuristic methods based on the topological information of logic circuits. Butler et al. [BRKM91] uses a testability measure for the heuristics, which reflect not only topological but logical information of the circuit. These methods can find a (may be) good order before generating BDDs.




Figure 3.1 BDDs for a 2-level AND-OR circuit.




Figure 3.2 BDDs for an 8-bit data selector.

They are applied to the practical benchmark circuits and in many cases compute a good order.

Fujita et al.[FMK91] showed another approach that improves the order for the given BDD by repeating the exchange of the variables. It can give results better than the initial BDDs, but it is sometimes trapped in a local optimum.

In this chapter, we discuss the properties of the variable ordering for BDDs and show two heuristic methods we have developed for variable ordering.

3.1 PROPERTIES OF THE VARIABLE ORDERING

The variable ordering of BDDs has the following empirical properties:

1. (*Local computability*)

The group of the inputs with local computability should be near in the order. Namely, inputs that are closely related should be kept near to each other.

Consider, for example, the BDD representing the function of the AND-OR 2-level logic circuit with 2^n inputs shown in Fig. 3.1(a). It takes 2^n nodes under the

ordering $x_1 \cdot x_2 \vee x_3 \cdot x_4 \vee \dots \vee x_{2n-1} \cdot x_{2n}$ (Fig. 3.1(b)), but under the ordering $x_1 \cdot x_{n+1} \vee x_2 \cdot x_{n+2} \vee \dots \vee x_n \cdot x_{2n}$ it takes $(2 \cdot 2^n - 2)$ nodes (Fig. 3.1(c)).

2. (*Power to control the output*)

The inputs that greatly affect the function should be located at higher positions in the order (nearer positions to the root node). Consider the BDD representing function of an 8-bit data selector with three control inputs and eight data inputs. When the control inputs are high in the order, the BDD size is linear (Fig. 3.2(a)), whereas it becomes an exponential number of nodes using the reversal order (Fig. 3.2(b)).

If we could find a variable order that satisfies those two properties, the BDDs would be compact. However, the two properties are mixed ambiguously, and sometimes they require the conflicting orders with each other. Another problem is that when multiple functions are represented together, those functions may require different orders. It is difficult to find a point of compromise. For large-scale functions, automatic methods giving an appropriate solution are desired.

There are two approaches to the heuristic methods of variable ordering:

- To find an appropriate order before generating BDDs by using the logic circuit information that is the source of the Boolean function to be represented
- To reduce BDD size by permuting the variables of a given BDD started with an initial variable order.

The former approach refers only to the circuit information and does not use the detailed logical data, to carry out the ordering in a short time. Although it sometimes gives a poor result depending on the structure of the circuits, it is still one of the most effective ways to deal with large-scale problems. The latter approach, on the other hand, can find a fairly good order by fully using the logical information of the BDDs. It is useful when the former method is not available or ineffective. A drawback of this approach is that it cannot start if we fail to make an initial BDD of reasonable size.

We first propose *Dynamic Weight Assignment (DWA) method*, which belongs the former approach, and show their experimental results. We then present *Minimum-width method*, which is an reordering method we developed. The two methods can be used in combination.

3.2 DYNAMIC WEIGHT ASSIGNMENT METHOD

When we utilize BDD techniques for digital system design, we first generate BDDs representing the functions for the given logic circuits. If the initial BDDs are intractably large, we cannot perform any BDD operation. Therefore, it is important for practical use to find a good order before generating BDDs.

Considering the properties of the variable ordering of BDDs, we have developed the *Dynamic Weight Assignment () method*[MY90], in which the order is computed from the topological information of a given combinational circuit.

3.2.1 Algorithm

We first assign a weight 1.0 to one of the primary outputs of the circuit, and then that weight is propagated toward the primary inputs in the following manner:

- At each gate, the weight on the output is divided equally and distributed to the inputs.




Figure 3.3 Dynamic weight assignment method.

- At each fan-out point, the weights of the fan-out branches are accumulated into the fan-out stem.
- After this propagation, we give the highest order to the primary input with the largest weight. Since the weights reflect the contribution to the primary output in a topological sense, primary inputs with a large weight are expected to have a large influence to the output function.

Next, after choosing the highest input, we delete the part of the circuit that can be reached only from the primary input already chosen, and we re-assign the weights from the beginning to choose the next primary input. By repeating this assignment and deletion, we obtain the order of the input variables. An example of this procedure is illustrated in Fig. 3.3(a) and (b). When we delete the subcircuit, the largest weight in the prior assignment is distributed to the neighboring inputs in the re-assignment, and their new weights are increased. Thereby, the neighboring inputs tend to be close to the prior ones in the order.

When the circuit has multiple outputs, we have to choose one in order to start the weight assignment. We start from the output with the largest logical depth from the primary inputs. If we have not yet ordered all the inputs after the ordering, the output with the next largest depth is selected to order the rest of the inputs.

This algorithm gives a good order in many cases, and the time complexity of this method is $O(m \cdot n)$, where m is the number of the gates and n is the number of the primary inputs. This time complexity is enough tolerable for many practical uses.

Table 3.1 Effect of variable ordering.

Circuit	(A) BDD nodes	(B) Time (sec)	(B) BDD nodes	(B) Time (sec)	(C) BDD nodes	(C) Time (sec)	(D) BDD nodes	(D) Time (sec)
sel8	23	0.1	16	0.1	510	0.1	88	0.1
enc8	28	0.1	28	0.1	23	0.1	29	0.1
add8	41	0.2	83	0.1	222	0.2	885	0.2
add16	81	0.3	171	0.2	830	0.4	19224	1.4
mult4	150	0.1	139	0.1	145	0.1	153	0.2
mult8	10766	2.7	9257	2.4	9083	2.2	15526	4.1
c432	27502	6.1	3987	1.2	1732	0.7	(>500K)	-
c499	52569	7.2	115654	11.6	45921	7.7	(>500K)	-
c880	23564	2.1	(>500K)	-	(>500K)	-	(>500K)	-
c1355	53369	8.1	115654	15.4	45921	8.4	(>500K)	-
c1908	17129	5.1	23258	4.8	36006	9.7	77989	23.5
c5315	31229	9.4	57584	8.1	(>500K)	-	(>500K)	-

(A): Using dynamic weight assignment method, (B): In the original order,

(C): In the original order (reverse), (D): In a random order

3.2.2 Experimental Results

We implemented the DWA method using our BDD package on SPARC station 2 (32Mbyte, SunOS 4.1.3), and conducted the experiments to evaluate the effect of the ordering method. The results are listed in Table 3.1. The circuits are the same ones used in Table 2.2. The column headed "BDD nodes" gives the number of the nodes of BDDs for the output functions, not including internal nets. We used negative edges. "Time (sec)" shows the total time of loading the circuit data, ordering the input variables, and generating the BDDs. The columns (B),(C) and (D) shows the results of the experiments without the heuristic method of variable ordering. For column (B) we use the original order of the circuit data, for column (C) the order is original but the reverse of that for (B), and for column (D) the order is random.

3.3.1 The Width of BDDs

When choosing $x_k (1 \leq k \leq n)$, the variables with indices higher than k have already been fixed and the form of the higher part of the graph never varies. Thus, the choice of x_k affects only the part of the graph lower than x_k . The goal in each step is to choose the x_k that minimizes the size of the lower part of the graph. The cost function should give a good estimation of the minimum size of the graph for each choice of x_k , and should be computable within a feasible time. As a cost function to satisfy those requirements, we define the width of BDDs here.

Definition 3.1 The width of a BDD at height k , denoted width_k , is the number of edges crossing the section of the graph between x_k and x_{k+1} , where the edges pointing to the same node are counted as one. The width between x_1 and the bottom of graph is denoted width_0 . \square

An example is shown in Fig. 3.4, the width_k is sometimes greater than the number of the nodes of x_k because the width also includes edges that skip the nodes of x_k .




Figure 3.4 Width of a BDD.

We present the following theorem on the width of BDDs.

Theorem 3.1 *The width_k is constant for any permutation of $\{x_1, x_2, \dots, x_k\}$ and any permutation of $\{x_{k+1}, x_{k+2}, \dots, x_n\}$.*

(Proof) width_k represents the total number of subfunctions obtained by assigning all the combinations of Boolean values $\{0, 1\}^{n-k}$ to the variables $\{x_{k+1}, x_{k+2}, \dots, x_n\}$. Because the total number of subfunctions is independent of the order of the assignment, the width_k is constant for any permutation of $\{x_{k+1}, x_{k+2}, \dots, x_n\}$.

All the subfunctions obtained by assigning all the combinations of Boolean value $\{0, 1\}^{n-k}$ to the variables $\{x_{k+1}, x_{k+2}, \dots, x_n\}$ are uniquely represented by BDDs with a uniform variable order. For any permutation of these variables, the number of the subfunctions does not change because they are still represented uniquely with a different but uniform variable order. Therefore, width_k never varies for any permutation of $\{x_1, x_2, \dots, x_k\}$. \square

3.3.2 Algorithm

Our method uses the width of BDDs to estimate the complexity of the graph, and the variables are chosen one by one from the highest to the lowest according to the cost function. As shown in Fig. 3.5, we choose x_k that gives the minimum width_{k-1}. We




Figure 3.5 Minimum-width method

call this algorithm *the minimum-width method*. If there are two candidates with the same width_{k-1}, we choose the one at the higher position in the initial order.

It is reasonable to use the width as a cost function because:

- On choosing x_k , width_{k-1} is independent of the order of the lower variables x_1, x_2, \dots, x_{k-1} . Therefore, it is not sensitive to variation of the initial order.
- We had better avoid making width_{k-1} large because width_{k-1} is a lower bound of the number of the nodes at the lower than x_k .
- It is not difficult to compute width_k.

The reordering of variables is carried out by repeating the exchange of a pair of variables. The exchange between x_i and x_j can be completed by the following sequence of logic operations:

$$f_{ex} = (\overline{x_i} \cdot \overline{x_j} \cdot f_{00}) \vee (\overline{x_i} \cdot \overline{x_j} \cdot f_{10}) \vee (x_i \cdot \overline{x_j} \cdot f_{01}) \vee (x_i \cdot \overline{x_j} \cdot f_{11}).$$

where f_{00} , f_{01} , f_{10} , and f_{11} are the subfunctions obtained by assigning a value 0/1 to the two variables x_i and x_j as follows:

$$\begin{array}{ll} f_{00}: & x_i = 0 \quad x_j = 0 \\ f_{01}: & x_i = 0 \quad x_j = 1 \\ f_{10}: & x_i = 1 \quad x_j = 0 \\ f_{11}: & x_i = 1 \quad x_j = 1. \end{array}$$

This operation requires no traverse of the part of the graph lower than x_i and x_j . The operation time is proportional to the number of the nodes at a higher position than x_i and x_j . Therefore, the higher variables can be exchanged more quickly.

The $width_k$ can be computed by counting the number of subfunctions obtained by assigning any combination of values {0, 1} to the variables $x_{k+1}, x_{k+2}, \dots, x_n$. By traversing the nodes at positions higher than x_k , we can compute the $width_k$ in a time proportional to the number of the visited nodes.

Roughly speaking, the time complexity of our method is $O(n^2 G)$, where G is the average size of BDDs during the ordering process. This complexity is considerably less than that of conventional algorithms seeking exactly the best order.

3.3.3 Experimental Results

We implemented the ordering method described above, and conducted some experiments for an evaluation. We used a SPARC Station 2 (SunOS 4.1.1, 32 M Byte), and the program is written in C and C++. The memory requirement for BDDs is about 21 Bytes per node.

In our experiments, we generated initial BDDs for given logic circuits in a certain order of variables and applied our ordering method to the initial BDDs. We used negative edges.

The results for some examples are summarized in Table 3.2. In this table, "sel8," "enc8," "add8," and "mult6" are the same ones used in Section 2.5. The other items were chosen from the benchmark circuits in DAC'86[dG86]. In general, these circuits have multiple outputs. Our program handles multiple output functions by using the shared BDD technique. The performance of the reordering method greatly depends on the initial order. We generated 10 initial BDDs in random orders, and applied our ordering method in each case. The table lists the maximum, minimum, and average numbers of the nodes before and after ordering. "Time (sec)" is the average ordering time for the 10 BDDs (including the time needed for generating initial BDDs).

Table 3.2 Results of using the minimum-width method.

Function	In.	Out.	BDD nodes: Ave.(Min.-Max.)		Time (sec)
			Before	After	
sel8	12	2	81.4	(24-217)	22.8 (21-25)
enc8	9	4	29.8	(27-32)	36.2 (25-28)
adder8	17	9	557.7	(352-953)	41.0 (41-41)
mult6	6	6	2963.6	(2486-3363)	2353.7 (2278-2429)
5xpl	7	10	72.9	(44-87)	41.0 (41-41)
9sym	9	1	24.0	(24-24)	24.0 (24-24)
alupla	25	5	8351.3	(4386-13161)	1120.5 (933-1306)
vg2	25	8	891.8	(539-1489)	91.5 (88-97)

Table 3.3 Results for large-scale examples.

Function	In.	Out.	BDD nodes		Time (sec)
			Before	After	
c432	36	7	27302	1361	188.3
c499	41	32	52369	40288	1763.6
c880	60	26	23369	9114	874.6
c1908	33	25	17129	8100	252.3
c5315	178	123	31229	2720	6389.3

The results show that our method can reduce the size of BDDs remarkably for most of the examples, except for "9sym," which is a symmetric function. Note that our method constantly gives good results despite the various initial orders.

Similar experiments were then done using larger examples. The functions were chosen from the benchmark circuits in ISCAS'85[BF85]. These circuits are too large and too complicated to generate initial BDDs in a random order, so to obtain a good initial order, we used the DWA method, which is described in Section 3.2.

As shown in Table 3.3, our method is also effective for large-scale functions. It takes longer time, but it is still faster than methods that seek exactly the best order. The sizes of the BDDs after reordering are almost equal to those obtained by using the heuristic methods based on the circuit information [MWBSV88, FFK88, MLY90, BRKM91]. Our results are useful for evaluating other heuristic methods of variable ordering.

appropriate order before generating BDDs. It refers to the topological information of the Boolean expression or logic circuit that specifies the sequence of logic operations. Experimental results show that the DWA method finds an acceptable order in a short computation time for many practical circuits. The minimum-width method, on the other hand, finds an appropriate order for a given BDD without using additional information. In many cases, this method gives better results than the DWA method in a longer but still reasonable time.

This evaluation of the variable ordering indicates that it is effective to apply these heuristic methods in the following manner:

1. First generate BDDs with an initial order given by a topology-based heuristic, such as the DWA method.
2. To reduce the size of BDDs, apply an exchange-based heuristic with a global sense, such as the minimum-width method.

Weak points of our method are that it takes more time than the heuristic methods using the circuit information and that it requires a BDDs with a certain initial order.

We conducted another experiment to compare the properties of the minimum-width method and the incremental search method. We implemented a method that exchanges a pair of variables next to each other if the exchange reduces the size of the BDDs. For three examples, we applied both ordering methods to the same function for various initial orders: the best and worst ones and 10 random orders. The results listed in Table 3.4 show that the two ordering methods have complementary properties. The incremental search never gives results worse than any initial order, but the effect greatly depends on the initial order. The minimum-width method, on the other hand, does not guarantee a result better than the initial order, but the results are constantly close to the best one.

These results led us to conclude that it is effective to apply the minimum-width method at first, and then apply the incremental search for the final optimization. The results of our experiments with such a combination of methods are summarized in Table 3.4, and show that the combination is more effective than either of the methods alone.

Table 3.4 Comparison with incremental search methods.

Function	BDD nodes			
	Initial order	Min. Width	Local search	Combination
set8 (good)	16	19	16	19
	(bad)	510	22	22
	(random)	81.4	22.8	31.7
adder8 (good)	41	41	41	41
	(bad)	1777	41	1206
	(random)	557.7	41.0	317.8
alupia (good)	1037	1082	1037	1047
	(bad)	13161	1306	3605
	(random)	8351.3	1120.5	3761.0
				1087.1

This sequence gives fairly good results for many practical problems, but because these methods are only heuristics, there are cases in which they give poor results. Tani et al.[THY93] has proved that an algorithm finding the best order is in the class of NP complete. This implies that it is almost impossible to have a method of variable ordering that always finds best order in a practical time. We will therefore make do with some heuristic methods selected according to the applications.

The techniques of variable ordering are still being studied intensively, and one noteworthy method is the *dynamic variable ordering*, recently presented by Rudell[Rud93]. It is based on having the BDD package itself determine and maintain the variable order. Every time the BDDs grow to a specified size, the reordering process is invoked automatically, just as the garbage collection. This method is very effective in reducing BDD size, although it sometimes takes a long computation time.

3.4 CONCLUSION

We have discussed properties of variable ordering, and have shown two heuristic methods: the DWA method and the minimum-width method. The former one finds an

REPRESENTATION OF MULTI-VALUED FUNCTIONS

In many practical applications related to digital system design, it is a basic technique to use ternary-valued functions containing *don't care*. In this chapter, we discuss the methods for representing *don't care* by using BDDs. These methods can be extended to represent multi-valued logic functions which deal with integer values.

4.1 BOOLEAN FUNCTIONS WITH DON'T CARE

A Boolean function with *don't care* is regarded as a function from a Boolean vector input to a ternary-valued output, denoted as:

$$f : \{0, 1\}^n \rightarrow \{0, 1, d\}$$

where *d* means *don't care*. Such a function is also called an *incompletely specified Boolean function*. In the following sections, we simply call such a function *ternary-valued function*.

Ternary-valued functions are manipulated by the extended logic operations, and the rules of the logic operations between two ternary-valued functions are defined as follows:

NOT	AND	OR	EXOR
f	$f \cdot g$	$f \vee g$	$f \oplus g$
0	0	0	0
1	0	1	1
<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>
0	0	0	0
1	0	1	1
<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>
0	0	0	0
1	0	1	1
<i>d</i>	<i>d</i>	<i>d</i>	<i>d</i>

Since each component f_0 and f_1 can be represented by an conventional BDD, we do not have to develop another BDD package. This idea was first presented by Bryant[CB89], and here we use the encoding[Miy90]:

$$\begin{aligned} 0: & [0, 0] \\ 1: & [1, 1] \\ d: & [0, 1]. \end{aligned}$$

which differs from Bryant's code. The choice of encoding is important for the efficiency of the operations. In this encoding, f_0 and f_1 express the functions $\lceil f \rceil$ and $\lfloor f \rfloor$, respectively. Under this encoding, the constant functions 0 and 1 are respectively expressed as $[0, 0]$ and $[1, 1]$. The *chaos* function is represented as $[0, 1]$, and the logic operations are simply computed as follows:

$$\overline{[f_1 f_0]} = [\overline{f_1}, \overline{f_0}].$$

$$[f_0, f_1] \cdot [g_0, g_1] = [f_0 \cdot g_0, f_1 \cdot g_1].$$

$$[f_0, f_1] \vee [g_0, g_1] = [f_0 \vee g_0, f_1 \vee g_1].$$

To find out which method is more efficient, the ternary-valued BDDs or the BDD pairs, we compare them by introducing the *D-variable*.

4.1.2 D-variable

We propose to use a special variable, which we call the *D-variable*, for representing ternary-valued functions. As shown in Fig. 4.2(a), a pair of BDDs $f : [f_0, f_1]$ can be joined into a single BDD using D-variable whose 0- and 1-edges are pointing to f_0 and f_1 , respectively. This BDD has the following elegant properties:

- The constant functions 0 and 1 are represented by the 0- and 1-terminal nodes, respectively. The *chaos* function is represented by a BDD which consists of only one non-terminal node with the D-variable.
- When the function f returns 0 or 1 for any inputs; that is, when f does not contain *don't care*, f_0 and f_1 become the same function and the subgraphs are completely shared. In such cases, the D-variable is redundant and is removed automatically. Consequently, if f contains no *don't care*, its form becomes the same as that of a usual BDD.




Figure 4.1 A Ternary-valued BDD.

We also define two special unary operations $\lceil f \rceil$ and $\lfloor f \rfloor$ that are important since they are used for abstracting Boolean functions from ternary-valued functions:

f	$\lceil f \rceil$	$\lfloor f \rfloor$
0	0	0
1	1	1
d	1	0


In the operations of the ternary-valued functions, we sometimes refer to a constant function that always returns d . We call it *chaos function*.

4.1.1 Ternary-Valued BDDs and BDD Pairs

There are two ways to represent ternary-valued functions by using BDDs. The first one is to introduce ternary values '0', '1' and 'd' at the terminal nodes of BDDs, as shown in Fig. 4.1. We call this BDD *ternary-valued BDD*. This method is natural and easy to understand, but it has a disadvantage that the operations $\lceil f \rceil$ and $\lfloor f \rfloor$ are not easy and that we have to develop a new BDD package for ternary-valued functions. Matsunaga et al. reported work[MF89] that uses such a BDD package.

The second way is to encode the ternary-value into a pair of Boolean values, and represent a ternary-valued function by a pair of Boolean functions, denote as:

$$f : [f_0, f_1].$$



(a) At the highest position.
(b) At the lowest position.

Figure 4.2 D-variable.

Using D-variable, we can discuss the relation of the two representation: the ternary-valued BDDs and the BDD pairs. In Fig 4.2(a), the D-variable is ordered at the highest position in the BDD. When the D-variable is reordered to the lowest position, the form of the BDD changes as shown in Fig. 4.2(b). In this BDD, each path from the root node to the 1-terminal node through the D-variable node represents an input assignment that makes $f_0 = 0$ and $f_1 = 1$, namely $f = d$ (*don't care*). The other paths not through the D-variable node represent the assignments such that $f = 0$ or $f = 1$. (Notice that there are no assignments to have $f_0 = 1$ and $f_1 = 0$.) Therefore, if we regard the D-variable node as a terminal, this BDD corresponds to the ternary-valued BDD.

Consequently, we can say that both the ternary-valued BDDs and the BDD pairs are the special forms of the BDDs using the D-variable, and we can compare the efficiency of the two methods by considering of the properties of variable ordering. From the discussion in previous chapter, we can conclude that the D-variable should be ordered at the higher position when the D-variable greatly affects the function.




Figure 4.3 A multi-terminal BDD (MTBDD).

4.2 REPRESENTATION OF BOOLEAN-TO-INTEGER FUNCTIONS

Extending the argument about ternary-valued functions, we can represent multi-valued logic functions by using BDDs. In this section, we deal with the functions from Boolean-vector input to an integer output, denoted

$$f : \{0, 1\}^n \rightarrow I$$

Here we call such functions *Boolean-to-Integer (B-to-I) functions*. Similarly to the ternary-valued functions, there are two ways to represent B-to-I functions using BDDs: *Multi-Terminal BDDs (MTBDDs)* and *BDD vectors/Min93a*.

MTBDDs are extended BDDs with multiple terminal nodes, each of which has an integer value (Fig. 4.3). This method is natural and easy to understand, but we need to develop a new BDD package to manipulate multi-terminals. Hachtel and Somenzi et al. have reported several investigations of MTBDD [BFG+93, HMP94]. They call MTBDDs in other words, *Algebraic Decision Diagrams (ADDs)*.

Using BDD vectors is a way to represent B-to-I functions by a number of usual BDDs. By encoding the integer numbers into n -bit binary codes, we can decompose a B-to-I function into n pieces of Boolean functions each of which represents a digit of the binary-coded number. These Boolean functions can then be represented with shared BDDs (Fig. 4.4). This method was mentioned in the work [CMZ+93].

Here we discuss which representation is more efficient in terms of size. We show two extreme examples as follows:






Figure 4.4 A BDD vector



(a) MTBDD.



(b) BDD vector.


1. Assume an MTBDD with a large number of non-terminal nodes and a number of terminal nodes with random values of n -bit integers (Fig. 4.5(a)). If we represent the same function by using an n -bit BDD vectors, these BDDs can hardly be shared with each other since they represent random values (Fig. 4.5(b)). In this case, the BDD vector requires about n times as many nodes as the MTBDD does.

2. Assume a B-to-I function for $(x_1 + 2x_2 + 4x_3 + \dots + 2^{n-1}x_n)$. This function can be represented with an n -node BDD vector (Fig. 4.6(a)), when using an MTBDD, on the other hand, we need 2^n terminal nodes (Fig. 4.6(b)).

Similar to the way we did for the ternary-valued functions, we show that the comparison between multi-terminal BDDs and BDD vectors can be reduced to the variable-ordering problem. Assume the BDD shown in Fig. 4.7(a), which was obtained by combining the BDD vector shown in Fig. 4.4 with what we call *bit-selection variables*. If we change the variable order to move the bit-selection variables from higher to lower positions, the BDD becomes one like that shown in Fig. 4.7(b). In this BDD, the subgraphs with bit-selection variables correspond to the terminal nodes in the MTBDD. That is, MTBDDs and BDD vectors can be transformed into each other by changing the variable order by introducing the bit-selection variables. The efficiency of the two representations thus depends on the nature of the objective functions, and we therefore cannot determine which representation is generally more efficient.


4.3 REMARKS AND DISCUSSIONS

In this chapter, we have discussed the methods for representing multi-valued logic functions. We have shown two methods for handling *don't care* — ternary-valued BDDs and BDD pairs — and we have compared the two by introducing the D-variable. The techniques used for handling *don't care* are basic and important for Boolean function manipulation in many problems. We utilized such techniques effectively for the logic synthesis methods, which is discussed in the following chapters.




(b) BDD vector.

Figure 4.5 An example where MTBDD is better.



(a) MTBDD.

Figure 4.6 An example where BDD vector is better.



(b) BDD vector.

(a) MTBDD.

Figure 4.6 An example where BDD vector is better.




Figure 4.7 Bit-selection variables.
(a) BDD vector with
bit-selection variables.
(b) MTBDD with
bit-selection variables.

In addition, we extended the arguments to B-to-1 functions, and presented two methods: MTBDDs and BDD vectors. These methods can be compared by introducing the bit-selection variables, similarly to the D-variable for the ternary-valued functions. Based on the techniques for manipulating B-to-1 functions, we developed an *arithmetic Boolean expression manipulator*, which is presented in Chapter 9.

Several variants of BDDs have recently been devised in order to represent multi-valued logic functions. The two most notable works are the *Edge-Valued BDDs (EVBDDs)* presented by Lai et al.[LPV93] and the *Binary Moment Diagrams (BMDs)* developed by Bryant[BC95]. EVBDDs can be regarded as MTBDDs with attributed edges. The attributed edges indicate that we should add a number to the output values of the functions. Figure 4.8 shows an example of an EVBDD representing a B-to-1 function ($x_1 + 2x_2 + 4x_3$). This technique is sometimes effective to reduce the memory requirement, especially when representing B-to-1 functions for linear expressions.

BMDs provide the representation of arithmetic expressions by using a structure similar to that of MTBDDs. In a usual MTBDD, each path from the root node to a terminal node corresponds to an assignment to the input variables, and each terminal node has an output value for the assignment. In a BMD, on the other hand, each path corresponds to a product term in the algebraic expression and each terminal node has




Figure 4.9 BMD for $(x_1 + 2x_2 + 4x_3)$.




Figure 4.8 EVBDD for $(x_1 + 2x_2 + 4x_3)$.

Multi-valued logic manipulation is important to broaden the scope of BDD applications. Presently, a number of studies on this topic are in progress. These techniques are useful not only for VLSI CAD but also for various areas in computer science.

5

GENERATION OF CUBE SETS FROM BDDs

In many problems on digital system design, cube sets (also called covers, PLA forms, sum-of-products forms, or two-level logics) are used to represent Boolean functions. They have been extensively studied for many years, and their manipulation algorithms are important in LSI CAD systems. In general, it is not so difficult to generate BDDs from cube sets, but there are no efficient methods for generating compact cube sets from BDDs.

In this chapter, we present a fast method for generating prime-irredundant cube sets from BDDs[Min92a, Min93b]. Prime-irredundant means that each cube is a prime implicant and no cube can be eliminated.

The minimization or optimization of cube sets has received much attention, and a number of efficient algorithms, such as *M/N*[HCO74] and *ESPRESSO* [BHMSV84], have been developed. Since these methods are based on cube set manipulation, they cannot be applied to BDD operations directly. Our method is based on the idea of the *Recursive operator*, proposed by Moreale[Mor70]. We found that Moreale's algorithm can be improved and efficiently adapted for BDD operations.

The features of our method are summarized as follows:

- A prime and irredundant representation can be obtained quickly.
- It generates cube sets from BDDs *directly* without temporarily generating redundant cube sets in the process.
- It can handle *don't care*s.
- The algorithm can be extended to manage multiple output functions.




Figure 5.1 1-path enumeration method.

In the remainder of this chapter, we first survey a conventional method for generating cube sets from BDDs, and next we present our algorithm to generate prime-irredundant cube sets. We then show experimental results of our method, followed by conclusion.

5.1 PREVIOUS WORKS

Akers[Ake78] presented a simple method for generating cube sets from BDDs by enumerating the 1-paths. This method enumerates all the paths from the root node to the 1-terminal node, and lists the cubes which correspond to the assignments of the input variables to activate such paths. In the example shown in Fig. 5.1, we can find the three paths that lead to the cube set:

$$\{x_3 \cdot x_2\} \vee \{x_3 \cdot \overline{x}_2 \cdot \overline{x}_1\} \vee \{\overline{x}_3 \cdot \overline{x}_1\}.$$

5.2 GENERATION OF PRIME-IRREDUNDANT CUBE SETS

In this section, we discuss the properties of prime-irredundant cube sets and present the algorithm for generating such cube sets *directly* from given BDDs.

5.2.1 Prime-Irredundant Cube Sets

If a cube set has the following two properties, we call it a *prime-irredundant cube set*.

- Each cube is a *prime implicant*: that is, no literal can be eliminated without changing the function.
- There are no redundant cubes; that is, no cube can be eliminated without changing the function.

The expression $xyz \vee xy$, for example, is not prime-irredundant because we can eliminate a literal without changing the function, whereas the expression $xz + \overline{x}\overline{y}$ is a prime-irredundant cube set.

Prime-irredundant cube sets are very compact in general, but they are not always the minimum form. The following three expressions represent the same function and all of them are prime-irredundant:

$$\begin{aligned} & xy \vee xz \vee \overline{x}y \vee \overline{x}z \\ & x\overline{y} \vee \overline{x}y \vee yz \vee \overline{y}z \\ & \overline{x}\overline{y} \vee \overline{x}z \vee yz \end{aligned}$$

In reduced BDDs, all the redundant nodes are eliminated, so the literals of the eliminated nodes never appear in the cubes. In the above example, the first cube contains neither x_1 nor \overline{x}_1 . All of the cubes generated in this method are disjoint because no two paths can be activated simultaneously. But although this method can generate disjoint cube sets, it does not necessarily give the *minimum* ones. For example, the literal of the root node appears in every cube, but some of them may be unnecessary. Considerable redundancy, in terms of the number of cubes or literals, remains in general.

Jacobi and Trullemans[JT92] recently presented a method for removing such redundancy. It generates a prime-irredundant cube set from a BDD in a divide-and-conquer manner. On each node of the BDD, it generates two cube sets for the two subgraphs of the node, and then it combines the two by eliminating redundant literals and cubes. In this method, a cube set is represented with a list of BDDs each of which represents a cube. The redundancy of each cube is determined by applying BDD operations. Although this method can generate compact cube sets, it temporarily generates the lists of redundant cubes during the procedure, and the manipulation of such lists sometimes requires a lot of computation time and space.

We can thus see that prime-irredundant cube sets do not provide unique forms and that the number of cubes and literals can be different. Empirically, however, they are not much larger than the minimum form.

Prime-irredundant cube sets are useful for many applications including logic synthesis, fault testable design, and combinatorial problems.

5.2.2 Morreale's Algorithm

Our method is based on the *recursive operator* proposed by Morreale [Mor70]. His algorithm recursively deletes redundant cubes and literals from a given cube set. The basic idea is summarized in this expansion:

$$isop = (\bar{v} \cdot isop_0) \vee (v \cdot isop_1) \vee isop_d,$$

where $isop$ represents a prime-irredundant cube set and v is one of the input variables. This expansion means that the cube set can be divided into three subsets containing \bar{v} , v , and neither. Then when \bar{v} and v are eliminated from each cube, the three subsets $isop_0$, $isop_1$, and $isop_d$ should also be prime-irredundant. On the basis of this expansion, the algorithm generates a prime-irredundant cube set recursively (see [Mor70] for details).

Unfortunately, Morreale's method is not efficient for large-scale functions because the algorithm is based on cube set representation and it takes a long time to manipulate cube sets for tautology checking, inverting, and other logic operations. However, the basic idea of "recursive expansion" is well suited to BDD manipulation, which is what motivated us to improve and adapt Morreale's method for BDD representation.

5.2.3 ISOP Algorithm Based on BDDs

Our method generates a compact cube set directly from a given BDD, not through redundant cube sets. The algorithm, called *ISOP (Irredundant Sum-Of-Products generation)*, is described in Fig. 5.2, and here we illustrate how it works by using the example shown in Figures 5.3. In Fig. 5.3(a), the function f is divided into the two subfunctions, f_0 and f_1 , by assigning $v = 1$ and $f_0 = 1$. f_0 and f_1 represent the minterms that commonly give $f_0 = 1$ and $f_1 = 1$. f_0 and f_1 represent the minterms to be covered by the cubes including v or \bar{v} . We thereby generate their prime-irredundant cube sets $isop_0$ and $isop_1$. In Fig. 5.3(c), f_0'' and f_1'' are derived from f_0 and f_1 by assigning a *don't care* value to the minterms

```

ISOP(f(x)) {
    /* (input) f(x) : {0,1}^n → {0,1,d} */
    /* (output) isop : prime-irredundant cube sets */
    if ( ∀x ∈ {0,1}^n ; f(x) ≠ 1 ) { isop ← 0 ; }
    else if ( ∃x ∈ {0,1}^n ; f(x) ≠ 0 ) { isop ← 1 ; }
    else [
        n ← one of x;
        /* n is the input with highest order in BDD */
        f0 ← f(x[n=0]); /* the subfunction on v = 0 */
        f1 ← f(x[n=1]); /* the subfunction on v = 1 */
        Compute f0, f1 in the following rules;
        f0'' | 0 1 d
              | 0 0 1 d
              | 1 0 d
              | 1 d d
              | d d d
        isop0 ← ISOP(f0);
        /* recursively generates cubes including v */
        isop1 ← ISOP(f1);
        /* recursively generates cubes including v */
        Let g0, g1 be the covers of isop0, isop1, respectively;
        Compute f0'', f1'' in the following rules;
        f0'' | 0 1 d
              | 0 0 1 d
              | 1 d d
              | 1 d d
              | d d d
        f1'' | 0 1 d
              | 0 0 1 d
              | 1 d d
              | 1 d d
              | d d d
        Compute f_d in the following rule;
        f_d'' | 0 1 d
              | 0 0 0
              | 0 0 1
              | 0 1 1
              | 1 0 1
              | 1 1 d
        isopd ← ISOP(f_d);
        /* recursively generates cubes excluding v */
        isop ← (v · isop0) ∨ (v · isop1) ∨ isopd ;
    ]
    return isop;
}

```

Figure 5.2 Algorithm for generating prime-irredundant cube sets.

already covered by $isop_0$ or $isop_1$, and in Fig. 5.3(d) f_d is computed from f_0'' and f_1'' . f_d represents the minterms to be covered by the cubes excluding v and \bar{v} . We thereby generate its prime-irredundant cube set $isop_d$. Finally, the result of $isop$ can be obtained as the union set of $\bar{v} \cdot isop_0$, $v \cdot isop_1$ and $isop_d$.

Note that although here we use Karnaugh maps for purpose of illustration, in practice the functions are represented and manipulated using BDDs.

$\Theta(v=0)$	$f_1(v=1)$	Θ'	f_1'	Θ''	f_1''	f_d
1	1 0 0	1	0 0	d d 0 0	d d 0 0	d d 0 0
0	1 1 1	0	d d 1	0 1 d d	0 1 d d	0 1 d d
1	1 1 1	d	d d 1	d 1 d d	d 1 d d	d 1 d d
1	0 0 0	1	0 0 0	d 0 0 0	d 0 0 0	d 0 0 0

isop0	isop1	isop2	isop3
0	1	d	d
1	0	d	d
d	0	d	d

Figure 5.3 An example of using the ISOP algorithm.

If the order of the input variables is fixed, the ISOP algorithm generates a unique form for each function. In other words, it gives a unique form of cube set for a given BDD. Another feature of this algorithm is that it can be applied for functions with don't cares.

This algorithm is well suited to BDD operations because:

- The subfunctions f_0 and f_1 can be derived from f in a constant time.
- Many redundant expansions are avoided automatically because the redundant nodes are eliminated in reduced BDDs.
- BDDs enable fast tautology checking, which is performed frequently in the procedure.

Although it is difficult to precisely evaluate the time complexity of this algorithm, in our experiment, as shown later, the execution time was almost proportional to the product of the initial BDD size and the final cube set size.

5.2.4 Techniques for Implementation

In our algorithm, ternary-valued functions including the *don't care* value are manipulated. As described in Chapter 4.1, we represent them with a pair of binary functions ($[f]$, $[f']$). In this method, the tautology checking under a *don't care* condition

can be written as $[f] \equiv 1$. The special operation for ternary-valued functions can be computed in the combination of ordinary logic operation for $[f]$ and $[f']$. For example, the ternary-valued operation

$$f'_0 : \begin{array}{|c|c|} \hline f_1 & f_0 \\ \hline 0 & 0 \\ 0 & 1 \\ 1 & d \\ d & d \\ \hline \end{array}$$

can be written as:

$$([f'_0], [f'_1]) \leftarrow ([f_0], \overline{[f_1]}, [f_0]).$$

We noted earlier that *isop* is obtained as the union set of the three parts, as shown in Fig. 5.2. To avoid cube set manipulation, we implemented the method in such a way that the results of cubes are directly dumped out to a file. On each recursive call, we push the processing literal to a stack, which we call a *cube stack*. When a tautology function is detected, the current content of the cube stack is appended to the output file as a cube. This approach is efficient because we manipulate only BDDs, no matter how large the result of the cube set becomes.

Our method can be extended to manage multiple output functions. By sharing the common cubes among different outputs, we obtain a representation more compact than we would if each output were processed separately. In our implementation, the cube sets of all the outputs are generated concurrently; that is, we extend f to be an array of BDDs in order to represent a multiple output function. Repeating recursive calls in the same manner as for a single output function eventuates in the detection of a multiple output constant consisting of 0's and 1's. The 1's mean that corresponding output functions include the cube that is currently kept in the *cube stack*.

5.3 EXPERIMENTAL RESULTS

We implemented the method described in the foregoing section, and conducted some experiments to evaluate its performance. We used a SPARC Station 2 (SunOS 4.1.4, 32 MByte). The program is written in C and C++.

5.3.1 Comparison with ESPRESSO

We first generated initial BDDs for the output functions of practical combinational circuits which may be multi-level or multiple output circuits. We then generated

Table 5.1 Comparison with ESPRESSO

Func.	In.	Out.	Our method			ESPRESSO		
			Cubes	Literals	Time(s)	Cubes	Literals	Time(s)
sel8	12	2	17	90	0.3	17	90	0.2
enc8	9	4	17	56	0.2	15	51	0.3
add4	9	5	135	819	0.7	135	819	1.9
add8	17	9	2519	24211	13.3	2519	24211	443.1
mult4	8	8	145	945	1.4	130	874	5.0
mult6	12	12	2284	22274	26.7	1893	19340	1126.2
achil8p	24	1	8	32	0.2	8	32	2.0
achil8n	24	1	6561	59049	8.7	6561	59049	3512.7
5xp1	7	10	72	366	0.8	65	347	1.5
9sym	9	1	148	1036	0.9	87	609	10.7
alupla	25	5	2155	26734	20.5	2144	26632	257.3
bw	5	28	68	374	1.1	22	429	1.4
duke2	22	29	126	1296	3.2	87	1036	28.8
rd53	5	3	35	192	0.3	31	175	0.5
rd73	7	3	147	1024	1.2	127	903	4.2
sab2	10	4	76	575	1.1	58	495	2.4
vg2	25	8	110	914	1.9	110	914	42.8
c432	36	7	84235	969037	1744.8	x	x	>36k
c880	60	26	14299	1986014	1096.6	x	x	>36k

Table 5.2 Effect of variable ordering

Func.	Heuristic order			Random order				
	BDD nodes	Cubes	Literals	Time (sec)	BDD nodes	Cubes	Literals	Time (sec)
sel8	16	17	90	0.3	41	17	90	0.3
enc8	21	17	56	0.2	25	17	56	0.2
add8	41	2519	24211	13.3	383	2519	24211	24.3
mult6	1274	2284	22274	26.7	1897	2354	22963	30.2
achil8n	24	6561	59049	8.7	771	6561	59049	30.9
5xp1	43	72	366	0.8	60	72	364	0.9
alupla	1376	2155	26734	20.4	4309	2155	26730	43.1
bw	85	68	374	1.1	90	64	353	1.1
duke2	396	126	1296	3.2	609	125	1280	3.7
sab2	143	76	575	1.4	133	76	571	1.0
vg2	108	110	914	1.9	1037	110	914	2.7

The table shows that our method is much faster than ESPRESSO — for large-scale circuits, more than 10 times faster. The speed-up was most impressive for the “c432” and “c880,” where we generated a prime-irredundant cube set consisting of more than 100,000 cubes and 1,000,000 literals within a reasonable time. We could not apply ESPRESSO to these circuits because we were unable to flatten them into cube sets even after ten hours. In another example, ESPRESSO performed poorly for “achil8n” because the *Achilles’ heel function* requires a great many cubes when we invert it.

Our method nonetheless performed well for “achil8n” because the complementary function can be represented by the same size of BDD as the original one. In general, our method may give somewhat more cubes and literals than ESPRESSO does. In most cases, the differences ranged between 0% and 20%.

5.3.2 Effect of Variable Ordering

The results are listed in Table 5.1. The circuits were an 8-bit data selector “sel8,” an 8-bit priority encoder “enc8,” a (4+4)-bit adder “add4,” an (8+8)-bit adder “add8,” a (2 × 2)-bit multiplier “mult4,” a (3 × 3)-bit multiplier “mult6,” a 24 input *Achilles’ heel function*[BHMSV84] “achil8p,” and its complement “achil8n.” Other items were chosen from benchmarks at MCNC’90.

We conducted another experiment to evaluate the effect of variable ordering. In general, the size of BDDs greatly depends on the order. We generated prime-irredundant cube sets from the two BDDs of the same function but in a different order: one was in fairly good order (obtained using the *minimum-width method* shown in Section 3.3), and the other was in a random order.

Table 5.3 Result for variation of the number of inputs.

In.	(100 random function, single output)			
	BDD nodes	Cubes	Literals	Lit./Cubes
1	0.58	0.77	1.35	1.75
2	1.41	1.25	2.84	2.27
3	3.22	2.30	7.17	3.12
4	6.39	4.20	16.05	3.82
5	11.71	7.85	36.39	4.64
6	20.51	14.88	82.18	5.52
7	36.24	27.09	172.06	6.35
8	64.59	52.27	377.41	7.22
9	118.17	99.31	808.09	8.14
10	210.12	192.26	1738.89	9.04
11	365.04	370.90	3693.49	9.96
12	633.97	722.11	7865.91	10.89
13	1144.12	1406.31	16635.79	11.83
14	2154.49	2752.53	35154.84	12.77
15	4151.45	5393.25	73980.57	13.72

As shown in Table 5.2, the numbers of cubes and literals are almost the same for both orders, but the size of BDDs varied greatly. The results demonstrate that our method is robust for variation in order, although variable ordering is still important because it affects the execution time and memory requirement.

5.3.3 Statistical Properties

Taking advantage of our method, we examined the statistical properties of prime-irredundant cube sets. We applied our method to 100 patterns of random functions and calculated the average sizes of the initial BDDs and of the generated cube sets. The random functions were computed using a standard C library.

As shown by the results listed in Table 5.3, the numbers of both BDDs and cubes grow exponentially when the number of inputs is increased. It is known that the maximum BDD size is theoretically $O(2^n/n!)$ (where $n!$ is the input number) [Ake78], and our statistical experiment produced similar results. In terms of number of cubes, we observe about $O(2^n)$, and the ratio of cubes to literals (the number of literals per cube) is almost proportional to n .

Table 5.4 Result for variation of the number of outputs.

Out.	(Number of inputs = 10)			
	BDD nodes	Cubes	Literals	Lit./Cubes
1	209.80	192.13	1737.84	9.05
2	364.44	381.69	3452.20	9.04
3	500.86	568.10	5145.01	9.06
4	630.93	754.88	6842.25	9.06
5	758.33	933.86	8468.70	9.07
6	884.87	1120.83	10166.36	9.07
7	1011.08	1294.84	11750.90	9.08
8	1136.94	1471.63	13355.59	9.08
9	1262.29	1649.47	14978.33	9.08
10	1388.76	1815.44	16493.02	9.08
11	1513.15	1987.56	18078.64	9.10

Table 5.4 shows the results obtained when varying the number of outputs while the number of inputs is fixed. Both BDDs and cube sets grow a little less proportionally, thus reflecting sharing the effect of their subgraphs or cubes. We expect such data sharing to be more effective for practical circuits, where the multiple output functions are closely related to each other. The ratio of cubes to literals is almost constant, since the number of inputs is fixed.

We also investigated the relation between this method's performance and the truth table density, which is the rate of 1's in the truth table. We applied our method to the weighted random functions with 10 inputs ranging from 0% to 100% in density. Figure 5.4 shows that the BDD size is symmetric with a center line at 50%, which is like the entropy of information. The number of cubes is not symmetric and peaks at about 60%; however, the number of literals becomes symmetric. This result suggests that the number of literals is better as a measure of the complexity of Boolean functions than is the number of cubes.

5.4 CONCLUSION

We have described the ISOP algorithm for generating prime-irredundant cube sets directly from given BDDs. The experimental results show that our method is much faster than conventional methods. It enables us to generate compact cube sets from




Figure 5.4 Result for variation of truth-table density.

(inputs = 10, output = 1)

Recently, BDDs have attracted much attention because they enable us to manipulate Boolean functions efficiently in terms of time and space. There are many cases that the algorithm based on conventional data structures can be significantly improved by using BDDs[MF89, BCM90].

As our understanding of BDDs has deepened, their range of applications has broadened. In VLSI CAD problems, we are often faced with manipulating not only Boolean functions but also sets of combinations. By mapping a set of combinations into the Boolean space, they can be represented as a characteristic function by using a BDD. This method enables us to implicitly manipulate a huge number of combinations, which has never been practical before. Two-level logic minimization methods based on implicit set representation have been developed recently[CMF93], and those techniques for manipulating sets of combinations are also used to solve general covering problems[LS90]. Although BDD-based set representation is generally more efficient than the conventional methods, it can be inefficient at times because BDDs were originally designed to represent Boolean functions.

In this chapter, we propose a new type of BDD that has been adapted for set representation[Min93d]. This idea, called a *Zero-suppressed BDD (ZBDD)*, enables us to represent sets of combinations more efficiently than using conventional BDDs. We also discuss *unate cube set algebra*[Min94], which is convenient for describing ZBDD algorithms or procedures. We present efficient methods for computing unate cube set operations, and show some practical applications of these methods.

Cube set representation sometimes requires an extremely large expression which cannot be reduced any more, while the corresponding BDD is quite small. (An n -bit parity function is a good example.) In such cases, our method can generate cube sets as well, but it is hard to use such large-scale cube sets for practical applications. In the following chapters, a compressed representation of cube sets is presented. It allows us to deal with large-scale cube sets efficiently, and the ISOP algorithm can be accelerated still more.




Figure 6.1 Reduction rules of conventional BDDs.

6.1 BDDS FOR SETS OF COMBINATIONS

Here we examine the reduction rules of BDDs when applying them to represent sets of combinations. We then show a problem which motivates us to develop a new type of BDDs.

6.1.1 Reduction Rules of BDDs

As mentioned in Chapter 2, BDDs are based on the following reduction rules:

1. Eliminate all the redundant nodes whose two edges point to the same node. (Fig. 6.1(a))
2. Share all the equivalent subgraphs. (Fig. 6.1(b))

BDDs give canonical forms for Boolean functions when the variable ordering is fixed, and most uses of BDDs are based on the above reduction rules.

It is important how BDDs are shrunk by the reduction rules. One recent paper[LL92] shows that, for general (or random) Boolean functions, node sharing makes a much more significant contribution to storage saving than the node elimination. For practical functions, however, the node elimination is also important. For example, as shown in Fig. 6.2, the form of a BDD does not depend on the number of input variables as long as the expressions of the functions are the same. When we use BDDs, the irrelevant variables are suppressed automatically and we do not have to consider them. This is

significant because sometimes we manipulate a function that depends on only a few variables among hundreds. This suppression of the irrelevant variables is due to the node elimination of BDDs.

6.1.2 Sets of Combinations

Presently, there have been many works on BDD applications, but some of them do not use BDDs to simply represent Boolean functions. we are often faced with manipulating sets of combinations. Sets of combinations are used for describing solutions to combinatorial problems. We can solve combinatorial problems by manipulating sets of combinations. The representation and manipulation of sets of combination are important techniques for many applications.

A combination of n items can be represented by an n -bit binary vector, $(x_n, x_{n-1}, \dots, x_2, x_1)$, where each bit, $x_k \in \{0, 1\}$, expresses whether or not the corresponding item is included in the combination. A set of combinations can be represented by a set of the n -bit binary vectors. Sets of combinations can be regarded as subsets of the power set on n items.




Figure 6.2 Suppression of irrelevant variables in BDDs.




Figure 6.3 BDDs representing sets of combinations.

set. Such Boolean functions are called *characteristic functions*. The set operations such as union, intersection, and difference can be executed by logic operations on characteristic functions.

By using BDDs for characteristic functions, we can manipulate sets of combination efficiently. In such BDDs, the paths from the root node to the 1-terminal node, which we call *1-paths*, represent possible combinations in the set. Because of the effect of node sharing, BDDs compactly represent sets of combinations with a huge number of elements. In many practical cases, the size of graphs becomes much less than the number of elements. BDDs can be generated and manipulated within a time that is roughly proportional to the size of graphs, whereas the operations of the previous set representations (such as arrays and sequential lists) require a time proportional to the number of elements.

Despite the efficiency of manipulating sets by using BDDs, there is one inconvenience: that, as shown in Fig. 6.3, the form of BDDs depends on the number of input variables. We therefore have to fix the number of input variables before generating BDDs. This inconvenience comes from the difference in the model on default variables. In sets of combinations, irrelevant objects never appear in any combination, so default variables are regarded as zero when the characteristic function is true. Unfortunately, such variables can not be suppressed in the BDD representation. We therefore have to generate many useless nodes for irrelevant variables when we manipulate very sparse




Figure 6.4 New reduction rule for ZBDDs

combinations. In such cases, the node elimination does not work well in reducing the graphs.

In the following section, we describe a method that solves this problem by using BDDs based on new reduction rules.

6.2 ZERO-SUPPRESSED BDDS

To represent sets of combinations efficiently, we propose the following reduction rules:

1. Eliminate all the nodes whose 1-edge points to the 0-terminal node and use the subgraph of the 0-edge, as shown in Fig. 6.4.
2. Share all equivalent subgraphs in the same way as for ordinary BDDs.

Notice that, contrary to the rules for ordinary BDDs, we do not eliminate the nodes whose two edges point to the same node. This reduction rule is asymmetric for the two edges, as we do not eliminate the nodes whose 0-edge points to a terminal node. We call BDDs based on the above rules *Zero-suppressed BDDs (ZBDDs)*. If the number and the order of input variables are fixed, a ZBDD uniquely represents a Boolean function. This is obvious because a non-reduced binary tree can be reconstructed from a ZBDD by applying the reduction rule reversely.

Figure 6.5 shows ZBDDs representing the same sets of combinations shown in Fig. 6.3. A feature of ZBDDs is that the form is independent of the number of inputs as long




Figure 6.5 ZBDDs representing sets of combinations.

as the sets of combinations are the same. Thus we do not have to fix the number of input variables before generating graphs. ZBDDs automatically suppress the variables which never appear in any combination. It is very efficient when we manipulate very sparse combinations.

To evaluate the efficiency of ZBDDs, we conducted a statistical experiment. We generated a set of one hundred combinations each of which selects k out of 100 objects randomly. We then compared the sizes of the ZBDDs and conventional BDDs representing these random combinations. The result in varying k (Fig. 6.6) shows that ZBDDs are much more compact than conventional ones — especially when k is small. This means that ZBDDs are particularly effective for representing sets of sparse combinations. The effect weakens for large k ; however, we can use complement combinations to make k small. For example, the combination selecting 90 out of 100 objects is equivalent to selecting the remaining 10 objects.

Another advantage of ZBDDs is that the number of 1-paths in the graph is exactly equal to the number of combinations in the set. In conventional BDDs, the node elimination breaks this property, so we conclude that ZBDDs are more suitable for representing sets of combinations than conventional BDDs are.




Figure 6.6 Comparison of BDDs and ZBDDs.

6.3 MANIPULATION OF ZBDDS

In this section, we show that ZBDDs are manipulated efficiently as well as conventional BDDs.

6.3.1 Basic Operations

In generating conventional BDDs, we first generate BDDs with only one input variable for each input, and then we construct more complicated BDDs by applying logic operations, such as AND, OR, and EXOR. ZBDDs are also constructed from the trivial graphs by applying basic operations, but the kinds of operations are different since ZBDDs are adapted for sets of combinations.

On the other hand, it would be better to use conventional BDDs when representing ordinary Boolean functions, as shown in Fig. 6.2. The difference is in the models of default variables: "fixed to zero" in sets of combinations, and "both the same" in Boolean functions. We can choose one of the two types of BDDs according to the feature of applications.




Figure 6.7 Generation of ZBDDs.

We arranged the following line up of basic operations for ZBDDs:

```

Empty()           returns  $\phi$ . (empty set)
Base()            returns  $\{\epsilon\}$ .
Subset1( $P, var$ )  returns the subset of  $P$  such as  $var = 1$ .
Subset0( $P, var$ )  returns the subset of  $P$  such as  $var = 0$ .
Change( $P, var$ )   returns  $P$  when  $var$  is inverted.
Union( $P, Q$ )     returns  $(P \cup Q)$ 
Intersect( $P, Q$ )  returns  $(P \cap Q)$ 
Diff( $P, Q$ )       returns  $(P - Q)$ 
Count( $P$ )         returns  $|P|$ . (number of combinations)

```

Using Getnode(), we can describe the operations for ZBDDs as follows. Here $P.top$ means a variable with the highest order, and P_0, P_1 are the two subgraphs.

```

Getnode( $top, P_0, P_1$ ) {
    if ( $P_1 == \phi$ ) return  $P_0$ ; /* node elimination */
     $P$  = search a node with  $(top, P_0, P_1)$  in uniq-table;
    if ( $P$  exist) return  $P$ ; /* node sharing */
     $P$  = generate a node with  $(top, P_0, P_1)$ ;
    append  $P$  to the uniq-table;
    return  $P$ ;
}

Subset1( $P, var$ ) {
    if ( $P.top < var$ ) return  $\phi$ ;
    if ( $P.top == var$ ) return  $P_1$ ;
    if ( $P.top > var$ )
        return Getnode( $P.top, Subset1(P_0, var), Subset1(P_1, var)$ );
}

Subset0( $P, var$ ) {
    if ( $P.top < var$ ) return  $P$ ;
    if ( $P.top == var$ ) return  $P_0$ ;
    if ( $P.top > var$ )
        return Getnode( $P.top, Subset0(P_0, var), Subset0(P_1, var)$ );
}

Change( $P, var$ ) {
    if ( $P.top < var$ ) return  $P$ ;
    if ( $P.top == var$ ) return Getnode( $var, \phi, P$ );
    if ( $P.top > var$ )
        return Getnode( $P.top, Change(P_0, var), Change(P_1, var)$ );
}

```

Figure 6.7 shows examples of ZBDDs generated with those operations. Empty() returns the 0-terminal node, and Base() is the 1-terminal node. Any combination can be generated with Base() operation followed by Change() operations for all the variables that appear in the combination. Using Intsect() operation, we can check whether a combination is contained in a set.

In ZBDDs, we do not have the NOT operation, which is an essential operation in conventional BDDs. Its absence here is reasonable, since the complement set \bar{P} cannot be computed if the universal set U is not defined. Using the difference operation, \bar{P} can be computed as $(U - P)$.

```

Union( $P, Q$ ) {
    if ( $P == \phi$ ) return  $Q$ ;
    if ( $Q == \phi$ ) return  $P$ ;
    if ( $P == Q$ ) return  $P$ ;
    if ( $P.top > Q.top$ ) return Getnode( $P.top$ , Union( $P_0, Q$ ),  $P_1$ );
    if ( $P.top < Q.top$ ) return Getnode( $Q.top$ , Union( $P, Q_0$ ),  $Q_1$ );
    if ( $P.top == Q.top$ )
        return Getnode( $P.top$ , Union( $P_0, Q_0$ ), Union( $P_1, Q_1$ ));
}

Intsec( $P, Q$ ) {
    if ( $P == \phi$ ) return  $\phi$ ;
    if ( $Q == \phi$ ) return  $\phi$ ;
    if ( $P == Q$ ) return  $P$ ;
    if ( $P.top > Q.top$ ) return Intsec( $P_0, Q$ );
    if ( $P.top < Q.top$ ) return Intsec( $P, Q_0$ );
    if ( $P.top == Q.top$ )
        return Getnode( $P.top$ , Intsec( $P_0, Q_0$ ), Intsec( $P_1, Q_1$ ));
}

Diff( $P, Q$ ) {
    if ( $P == \phi$ ) return  $\phi$ ;
    if ( $Q == \phi$ ) return  $P$ ;
    if ( $P == Q$ ) return  $P$ ;
    if ( $P.top > Q.top$ ) return Getnode( $P.top$ , Diff( $P_0, Q$ ),  $P_1$ );
    if ( $P.top < Q.top$ ) return Diff( $P, Q_0$ );
    if ( $P.top == Q.top$ )
        return Getnode( $P.top$ , Diff( $P_0, Q_0$ ), Diff( $P_1, Q_1$ ));
}

Count( $P$ ) {
    if ( $P == \phi$ ) return 0;
    if ( $P == \{0\}$ ) return 1;
    return Count( $P_0$ ) + Count( $P_1$ );
}

```

In the worst case, these algorithms take an exponential time for the number of variables, but we can accelerate them by using a cache which memorizes the results of recent operations in the same manner as it is used in conventional BDDs. By referring to the cache before every recursive call, we can avoid duplicate executions for equivalent subgraphs. This enable us to execute these operations in a time that is roughly proportional to the size of the graphs.




Figure 6.8 Rules for 0-element edges.

6.3.3 Attributed Edges

In conventional BDDs, we can reduce the execution time and memory requirement by using *attributed edges*[MTY90] to indicate certain logic operations such as inverting. ZBDDs also have a kind of attributed edges, but the functions of the attributes are different from conventional ones.

Here we present an attributed edge for ZBDDs. This attributed edge, called *0-element edge*, indicates that the pointing subgraph has a 1-path that consists of 0-edges only. In other word, a 0-element edge means that the set includes the null-combination “ ϵ .” We use the notation \hat{P} to express the 0-element edge pointing to P .

As with other attributed edges, we have to place a couple of constraints on the location of 0-element edges in order to keep the uniqueness of the graphs:

- Use the 0-terminal only, since $\{\epsilon\}$ can be written as $\hat{\phi}$
- Do not use 0-element edges at the 0-edge on each node.

If necessary, 0-element edges can be carried over as shown in Fig. 6.8. The constraint rules can be implemented in Getnode().

0-element edges accelerate operations on ZBDDs. For example, the result of $\text{Union}(P, \{\epsilon\})$ depends only on whether or not P includes the “ ϵ .” In such a case, we can get the result in a constant time when using 0-element edges; otherwise we have to repeat the expansion until P becomes a terminal node.

6.4 UNATE CUBE SET ALGEBRA

In this section, we discuss unate cube set algebra for manipulating sets of combinations. A cube set consists of a number of cubes, each of which is a combination of literals. *Unate* cube sets allow us to use only positive literals, not the negative ones. Each cube represents one combination, and each literal represents an item chosen in the combination.

We sometimes use cube sets to represent Boolean functions, but they are usually *binate* cube sets containing both positive and negative literals. Binate cube sets have different semantics from unate cube sets. In binate cube sets, literal x and \bar{x} represent $x = 1$ and $x = 0$, respectively, and the absence of a literal means *don't care*; that is, $x = 1, 0$, both OK. In unate cube sets, on the other hand, literal x means $x = 1$ and the absence of a literal means $x \simeq 0$. For example, the cube set expression $(a + b\bar{c})$ represents $(abc) : \{111, 110, 101, 100, 011\}$ under the semantics of binate cube sets, but $(abc) : \{100, 011\}$ under unate cube set semantics.

6.4.1 Basic Operations

Unate cube set expressions consist of trivial sets and algebraic operators. There are three kinds of trivial sets:

0	(empty set),
1	(unit set),
x_k	(single literal set).

The unit set “1” includes only one cube that contains no literals. This set becomes the unit element of the product operation. A single literal set x_k includes only one cube that consists of only one literal. In the rest of this section, a lowercase letter denotes a literal, and an uppercase letter denotes an expression.

We arranged the line-up of the basic operators as follows:

$$\begin{aligned}
 & \& \quad (\text{intersection}), \\
 & + \quad (\text{union}), \\
 & - \quad (\text{difference}), \\
 & * \quad (\text{product}), \\
 & / \quad (\text{quotient of division}), \\
 & \% \quad (\text{remainder of division}).
 \end{aligned}
 \quad \begin{aligned}
 \{ab, b, c\} \& \{ab, 1\} = \{ab\} \\
 \{ab, b, c\} + \{ab, 1\} & = \{ab, b, c, 1\} \\
 \{ab, b, c\} - \{ab, 1\} & = \{b, c\} \\
 \{ab, b, c\} * \{ab, 1\} & = (ab * ab) + (ab * 1) + (b * ab) \\
 & + (b * 1) + (c * ab) + (c * 1) \\
 & = \{ab, abc, b, c\}
 \end{aligned}$$

sets. Examples of calculation are:

$$\begin{aligned}
 \{ab, b, c\} \& \{ab, 1\} = \{ab\} \\
 \{ab, b, c\} + \{ab, 1\} & = \{ab, b, c, 1\} \\
 \{ab, b, c\} - \{ab, 1\} & = \{b, c\} \\
 \{ab, b, c\} * \{ab, 1\} & = (ab * ab) + (ab * 1) + (b * ab) \\
 & + (b * 1) + (c * ab) + (c * 1) \\
 & = \{ab, abc, b, c\}
 \end{aligned}$$

There are the following formulas in the unate cube calculation:

$$\begin{aligned}
 P + P &= P \\
 a * a &= a. \quad (P * P \neq P \text{ in general}) \\
 (P - Q) &= (Q - P) \iff (P = Q) \\
 P * (Q + R) &= (P * Q) + (P * R)
 \end{aligned}$$

Dividing P by Q acts to seek out the two cube sets P/Q (quotient) and $P\%Q$ (remainder) under the equality $P = Q * (P/Q) + (P\%Q)$. In general this solution is not unique. Here we apply the following rules to fix the solution with reference to the weak-division method [BSVW87].

- When Q includes only one cube, (P/Q) is obtained by extracting a subset of P , which consists of the cubes including all the literals in Q 's cube, and then eliminating Q 's literals. For example,
$$\{abc, bc, ac\} / \{bc\} = \{a, 1\}.$$
- When Q consists of multiple cubes, (P/Q) is the intersection of all the quotients dividing P by respective cubes in Q . For example,
$$\begin{aligned}
 \{abd, abc, abg, cd, ce, ch\} / \{ab, c\} \\
 = \{\{abd, abc, abg, cd, ce, ch\} / \{ab\}\} \& \{\{abd, abc, abg, cd, ce, ch\} / \{c\}\}_s \\
 = \{d, e, g\} \& \{d, e, h\} \\
 = \{d, e\}.
 \end{aligned}$$
- $(P\%Q)$ can be obtained by calculating $P - Q * (P/Q)$.

(We may use a comma “,” instead of “+” and we sometimes omit “*.”) The operation “*” generates all possible concatenations of two cubes in respective cube of combinations. In Section 6.3, we defined three other basic operations — Subset {

These three trivial sets and six basic operators are used to represent and manipulate sets of combinations. In Section 6.3, we defined three other basic operations — Subset {

), $\text{Subset}()$, and $\text{Change}()$ — for assigning a value to a literal, but we do not have to use them since the weak-division operation can be used as *generalized cofactor* for ZBDDs. For example, $\text{Subset1}(P, x_k)$ can be described as $(P/x_k) * x_k$, and $\text{Subset0}(P, x_k)$ becomes $(P \% x_k)$. And the $\text{Change}()$ operation can be described by using some multiplication and division operators. Using unate cube set expressions, we can elegantly express the algorithms or procedures for manipulating sets of combinations.

6.4.2 Algorithms

We show here that the basic operations of unate cube set algebra can be efficiently executed using ZBDD techniques. The three trivial cube sets are represented by simple ZBDDs. The empty set “0” becomes the 0-terminal, and the unit set “1” is the 1-terminal node. A single literal set x_k corresponds to the single-node graph pointing directly to the 0- and 1-terminal node. The intersection, union, and difference operations are the same as the basic ZBDD operations shown in Section 6.3. The other three operations — product, quotient, and remainder — are not included in the basic ones, so we have developed algorithms for computing them.

If we calculate the multiplication and division operations by processing each cube one by one, the computation time will depend on the length of expressions. Such a procedure is impractical when we deal with very large numbers of cubes. We developed new recursive algorithms based on ZBDDs in order to calculate large-scale expressions efficiently.

Our algorithms are based on the divide-and-conquer method. Suppose x is the highest-ordered literal. P and Q are then factored into the two parts:

$$P = x * P_1 + P_0, \quad Q = x * Q_1 + Q_0.$$

The product $(P * Q)$ can be written as:

$$(P * Q) = x * (P_1 * Q_1 + P_1 * Q_0 + P_0 * Q_1) + P_0 * Q_0.$$

Each sub-product term can be computed recursively. The expressions are eventually broken down into trivial ones and the results are obtained. In the worst case, this algorithm would require an exponential number of recursive calls for the number of literals, but we can accelerate it by using a hash-based cache that memorizes results of recent operations. By referring to the cache before every recursive call, we can avoid duplicate executions for equivalent subsets. Consequently, the execution time depends on the size of ZBDDs rather than on the number of cubes and literals. This algorithm is shown in detail in Fig. 6.9.

```

procedure( $P * Q$ )
{
    if ( $P_{top} \leq Q_{top}$ ) return  $(Q * P)$ ;
    if ( $Q = 0$ ) return 0;
    if ( $Q = 1$ ) return  $P$ ;
     $R \leftarrow \text{cache}("P * Q")$ ; if ( $R$  exists) return  $R$ ;
     $x \leftarrow P_{top}$ ; /* the highest variable in  $P$  */;
     $(P_0, P_1) \leftarrow \text{factors of } P \text{ by } x$ ;
     $(Q_0, Q_1) \leftarrow \text{factors of } Q \text{ by } x$ ; /*  $(Q_1 \neq 0)$  */;
     $R \leftarrow P_1 / Q_1$ ;
    if ( $R \neq 0$ ) if ( $Q_0 \neq 0$ )  $R \leftarrow R \& P_0 / Q_0$ ;
     $\text{cache}("P / Q") \leftarrow R$ ;
    return  $R$ ;
}

```

Figure 6.9 Algorithm for product.

```

procedure( $P / Q$ )
{
    if ( $(Q = 1)$ ) return  $P$ ;
    if ( $(P = 0 \text{ or } P = 1)$ ) return 0;
    if ( $P = Q$ ) return 1;
     $R \leftarrow \text{cache}("P / Q")$ ; if ( $R$  exists) return  $R$ ;
     $x \leftarrow Q_{top}$ ; /* the highest variable in  $Q$  */;
     $(P_0, P_1) \leftarrow \text{factors of } P \text{ by } x$ ;
     $(Q_0, Q_1) \leftarrow \text{factors of } Q \text{ by } x$ ; /*  $(Q_1 \neq 0)$  */;
     $R \leftarrow P_1 / Q_1$ ;
    if ( $R \neq 0$ ) if ( $Q_0 \neq 0$ )  $R \leftarrow R \& P_0 / Q_0$ ;
     $\text{cache}("P / Q") \leftarrow R$ ;
    return  $R$ ;
}

```

Figure 6.10 Algorithm for division.

Division is computed in the same recursive manner. Suppose that x is a literal at the root-node in Q , and that P_0, P_1, Q_0 , and Q_1 are the subsets of cubes factored by x . (Notice that $Q_1 \neq 0$, since x appears in Q .) The quotient (P/Q) can be described as

$$\begin{aligned} (P/Q) &= (P_1/Q_1), \text{ when } Q_0 = 0. \\ (P/Q) &= (P_1/Q_1) \& (P_0/Q_0), \text{ otherwise.} \end{aligned}$$

Each sub-quotient term can be computed recursively. Whenever we find that one of the sub-quotients (P_1/Q_1) or (P_0/Q_0) results in 0, $(P/Q) = 0$ becomes obvious and we no longer need to compute it. Using the cache technique avoids duplicate

```
***** Unate Cube set Calculator (Ver. 1.1) *****
ucc> symbol a(2) b(1) c(2) d(3) e(2)
ucc> F = (a + b) (c + d + e)
ucc> print F
a, c, a, d, a, e, b, c, b, d, b, e
ucc> print .factor F
t, a + b } ( c + d + e )
ucc> print .matrix F
i, l, .
1, 1, .
1, 1, .
1, 1, .
1, 1, .
ucc> print .count F
6
ucc> print .size F
5 (10)
ucc> G = F * a + c * e
ucc> print G
a, b, c, a, b, d, a, b, e, a, c, a, d, a, e, c, d, e
ucc> print .factor G
a, ( b + 1 ) ( c + d + e ) + c * d * e
ucc> print F & G
a, b, c, a, d, a, e
ucc> print F - G
b, c, b, d, b, e
ucc> print G / ( a, b )
c, d, e
ucc> print G % ( a, b )
a, c, a, d, a, e, c, d, e
ucc> print .mincost G
a, c (4)
ucc> exit
```

Figure 6.11 Execution of unate cube set calculator.

expressions by using ZBDDs. Our program allows up to 65,535 different literals. An example of execution is shown in Fig. 6.11.

Using UCC, we can compute the minimum-cost cube under a definition of the cost for each literal. After ZBDDs are constructed, the minimum-cost cube can be found in a time proportional to the number of nodes in the graph, as when using conventional BDDs [LS90].

Because the unate cube set calculator can generate huge ZBDDs with millions of nodes, limited only by memory capacity, we can manipulate large-scale and complicated expressions. Here we show several applications for the unate cube set calculator.

6.5.1 8-Queens Problem

The 8-queens problem is an example in which using unate cube set calculations is more efficient than using ordinary Boolean expressions.

First, we allocate 64 logic variables to represent the squares on a chessboard. Each variable denotes whether or not there is a queen on that square. The problem can be described with the variables as follows:

- In a particular column, only one variable is “1.”
- In a particular row, only one variable is “1.”
- On a particular diagonal line, one or no variable is “1.”

By unate cube set calculation, we can solve the 8-queens problem efficiently. The algorithm can be written as

$$\begin{aligned} S_1 &= x_{11} + x_{12} + \dots + x_{18} \\ S_2 &= x_{21} (S_1 \% x_{11} \% x_{12}) + x_{22} (S_1 \% x_{11} \% x_{12} \% x_{13}) \\ &\quad + \dots + x_{28} (S_1 \% x_{11} \% x_{18}) \\ S_3 &= x_{31} (S_2 \% x_{11} \% x_{13} \% x_{21} \% x_{22}) \\ &\quad + x_{32} (S_2 \% x_{12} \% x_{14} \% x_{21} \% x_{23}) \\ &\quad + \dots + x_{38} (S_2 \% x_{18} \% x_{13} \% x_{27} \% x_{28}) \\ S_4 &= \dots \end{aligned}$$

These expressions mean that the strategy is:

Table 6.1 Results on N-queens problems.

N	Lit.	Sol.	BDD nodes	ZBDD nodes	(B/Z)	(Z/S)
4	16	2	29	8	3.6	4.0
5	25	10	166	40	4.2	4.0
6	36	4	129	24	5.4	6.0
7	49	40	1098	186	5.9	4.65
8	64	92	2450	373	6.6	4.05
9	81	352	9556	1309	7.3	3.72
10	100	724	25944	3120	8.3	4.31
11	121	2680	94821	10503	9.0	3.92
12	144	14200	435169	45833	9.5	3.23
13	169	73712	2044393	204781	10.0	2.78

(B/Z): BDD nodes / ZBDD nodes
(Z/S): ZBDD nodes / Solution.

- S_1 : Search all the choices to put the first queen.
 S_2 : Search all the choices to put the second queen, considering the first queen's location.
 S_3 : Search all the choices to put the third queen, considering the first and second queen's location.
 \dots
 S_8 : Search all the choices to put the eighth queen, considering the other queens' locations.

Calculating these expressions with ZBDDs provides the set of solutions to the 8-queens problem. Okuno[Oku94] reported experimental results for N-queens problems to compare ZBDDs and conventional BDDs. In Table 6.1, the column "BDD nodes" shows the size of BDDs using Boolean algebra, and "ZBDD nodes" shows the size of ZBDDs using unate cube set algebra. We can see that there are about N times fewer ZBDDs than conventional BDDs. We can represent all the solutions at once within a storage space roughly proportional to the number of solutions.

6.5.2 Fault Simulation

Takahashi et al.[TFY91] proposed a fault simulation method considering multiple faults by using BDDs. it is a deductive method for multiple faults, that manipulates




Figure 6.12 Propagation of fault sets

sets of multiple stuck-at faults. It propagates the fault sets from primary inputs to primary outputs, and eventually obtains the detectable faults at primary outputs. Takahashi et al. used conventional BDDs, but we can compute the fault simulation more simply by using ZBDDs based on unate cube set algebra.

First, we generate the whole set of multiple faults that is assumed in the simulation. The set F_1 of all the single stuck-at faults is expressed as

$$\bar{F}_1 = \{a_0 + a_1 + b_0 + b_1 + c_0 + c_1 + \dots\}$$

where a_0 and a_1 represent the stuck-at-0 and -1 faults, respectively, at the net a . Other literals are expressed similarly. We can represent the set F_2 of double and single faults as $(F_1 * F_1)$. Further more, $(F_2 * F_1)$ gives the set of three or fewer multiple faults. If we assume exactly double (not including single) faults, we can calculate $(F_2 - F_1)$. In this way, the whole set U can easily be described with unate cube set expressions.

After computing the whole set U , we then propagate the detectable fault set from the primary inputs to the primary outputs. As illustrated in Fig. 6.12(a), two faults x_0 and x_1 are assumed at a net x . Let X and X' be the detectable fault sets at the source and sink, respectively, of the net x . We can calculate X' from X with the following unate cube expressions:

$$\begin{aligned} X' &= (X + (U/x_1) * x_1) \% x_0, \text{ when } x = 0 \text{ in a good circuit.} \\ X' &= (X + (U/x_0) * x_0) \% x_1, \text{ when } x = 1 \text{ in a good circuit.} \end{aligned}$$

On each gate, we calculate the fault set at the output of the gate from the fault sets at the inputs of the gate. Let us consider a NAND gate with two inputs x and y , and one output z , as shown in Fig. 6.12(b). Let X , Y , and Z be the fault sets at x , y , and z . We can calculate Z from X and Y by the simple unate cube set operations as follows:

MULTI-LEVEL LOGIC SYNTHESIS USING ZBDDDS

$$\begin{aligned}Z &= X - Y \text{ when } x = 0, y = 1 \text{ in a good circuit.} \\Z &= X + Y \text{ when } x = 1, y = 1, z = 0 \text{ in a good circuit.}\end{aligned}$$

We can compute the detectable fault sets by calculating those expressions for all the gates in the circuit. Using unate cube set algebra, we can simply describe the fault simulation procedure and can execute it directly by using a unate cube set calculator.

6.6 CONCLUSION

We have proposed ZBDDDS, which are BDDs based on a new reduction rule, and have presented their manipulation algorithms and applications. ZBDDDS can represent sets of combinations uniquely and more compactly than conventional BDDs. The effect of ZBDDDS is remarkable especially when we are manipulating sparse combinations. On the basis of the ZBDD techniques, we have discussed the method for calculating unate cube set algebra, and we have developed a unate cube set calculator, which can be applied to many practical problems.

Unate cube sets have semantics different from those of binate cube sets, but there is a way to simulate binate cube sets by using unate ones: we use two unate literals x_1 and x_0 for one binate literal. For example, a binate cube set $(a \bar{b} + c)$ is expressed as the unate cube set $(x_1 b_0 + c_1)$. In this way, we can easily simulate the cube-based algorithms implemented in logic design systems such as ESPRESSO and MISI[BSVW87]. Using this technique, we have developed a practical multi-level logic optimizer (detailed in the next chapter).

Unate cube set expressions are suitable for representing sets of combinations, and they can be efficiently manipulated using ZBDDDS. For solving some types of combinatorial problems, our methods are more useful than those using conventional BDDs. We expect the unate cube set calculator to be a helpful tool in developing VLSI CAD systems and in various other applications.

Logic synthesis and optimization techniques have been used successfully for practical design of VLSI circuits in recent years. Multi-level logic Optimization is important in logic synthesis systems and a lot of research in this field has been undertaken [MKLC87, MF89, Ish92]. In particular, the *algebraic logic minimization method*, such as MIS[BSVW87], is the most successful and prevalent way to attain this optimization. It is based on cube set (or two-level logic) minimization and generates multi-level logic from cube sets by applying a *weak division method*. This approach is efficient for functions that can be expressed in a feasible size of cube sets, but we are sometimes faced with functions whose cube set representations grow exponentially with the number of inputs. Parity functions and full-adders are examples of such functions. This is a problem of the cube-based logic synthesis methods.

The use of BDDs provided a break-through for that problem. By mapping a cube set into the Boolean space, a cube set can be represented as a Boolean function using a BDD. Using this method, we can represent a huge number of cubes implicitly in a small storage space. This enables us to manipulate very large cube sets whose manipulation has not been practicable before. Based on the Cube set, BDD-based representation, new cube set minimization methods have been developed [CMF93, MSB93].

As noted in Chapter 6, even though BDD-based cube representation is usually more efficient than the conventional methods, it can sometimes be inefficient because BDDs were originally designed to represent Boolean functions. We have recently developed ZBDDDS which are adapted for representing sets of combinations, and they enable us to represent cube sets more efficiently. They are especially effective when we manipulate cube sets using intermediate variables to represent multi-level logic.

In this chapter, we present a fast weak-division algorithm[Min93c] for implicit cube sets based on ZBDDs. This algorithm can be computed in a time almost proportional to the number of nodes in ZBDDs, which are usually much smaller than the number of literals in the cube set. By using this method, we can quickly generate multi-level logic from cube sets even for parity functions and full-adders, that have not been possible to handle when using the conventional algebraic methods. We implemented a new multi-level logic synthesizer using the implicit weak-division method, and experimental results indicate our method is much faster than conventional methods, especially when larger cube sets are manipulated. The implicit weak-division method is thus expected to significantly accelerate logic synthesis systems and enlarges the scale of the circuits to which these systems are applicable.

The following sections, we first discuss the implicit cube set representation based on ZBDDs. We then present the implicit weak-division method and show experimental results.

7.1 IMPLICIT CUBE SET REPRESENTATION

Cube sets (also called covers, PLAs, sum-of-products forms, and two-level logic) are used to represent Boolean functions in many problems in the design and testing of digital systems. In a cube sets, each cube is formed by a combination of positive and negative literals for input variables. (We are speaking here of a *binary* cube set, different from the *unate* cube set discussed in Chapter 6.) In this section, we present an implicit method for representing cube sets using ZBDDs, and show a method for generating prime-in-redundant cube sets using the implicit representation.

7.1.1 Cube Set Representation Using ZBDDs

Coudert and Madre developed a method, called *Meta products*[CMF93], for representing cube sets using BDDs. Meta-products are BDD representations for characteristic functions of cube sets. In their method, two variables are used for each input, and the two variables determine the existence of the literal and whether it is positive or negative. Coudert and Madre also presented further reduced graphs, called *Implicit Prime Sets*(IPS)[CM92], to represent prime cube sets efficiently. However, IPSs can represent only prime cube sets and cannot provide canonical expressions for general cube sets.

$$\begin{aligned}
 & (a \bar{a} b \bar{b} c \bar{c}) : \{101000, 000001\} \\
 & = a b + \bar{c}
 \end{aligned}$$

Figure 7.1 Implicit cube set representation based on ZBDDs.

By using ZBDDs, we can represent any cube set simply, efficiently, and uniquely. Figure 7.1 illustrates a cube set that can be seen as a set of combinations using two variables for literals x_k and \bar{x}_k . x_k and \bar{x}_k never appear together in the same cube, and at least one should be 0. The 0's are conveniently suppressed in ZBDDs. The number of cubes exactly equals the number of 1-paths in the graph, and the total number of literals can be counted in a time proportional to the size of the graph.

The basic operations for the cube set representation based on ZBDDs are the following:

"0"	returns ϕ (no cube)
"1"	returns 1. (the tautology cube)
And0(P, var)	returns $(var\bar{var}, P)$.
And1(P, var)	returns (var, P) .
Factor0(P, var)	returns the factor of P by \bar{var} .
Factor1(P, var)	returns the factor of P by var .
FactorX(P, var)	returns the cubes in P excluding var, \bar{var} .
Union(P, Q)	returns $(P + Q)$.
Intsec(P, Q)	returns $(P \cap Q)$.
Diff(P, Q)	returns $(P - Q)$.
CountCubes(P)	returns number of cubes.
CountLits(P)	returns number of literals.

"0" corresponds to the 0-terminal node on ZBDDs, and "1" corresponds to the 1-terminal node. Any cube can be generated by applying a number of And0() and And1() operations to "1." The three Factor operations mean that

$$P = (\bar{var} \cdot \text{Factor0}) + (var \cdot \text{Factor1}) + \text{FactorD}$$

`Intsec()` is different from the logical AND operation; it extracts only the common cubes in the two cube sets. These operations are simply composed of ZBDD operations, and their execution time is roughly proportional to the size of the graphs.

7.1.2 ISOP Algorithm for Implicit Cube Set Representation

Using this new cube set representation, we have developed a program for generating prime-irredundant cube sets based on the *ISOP algorithm*, described in Chapter 5. Our program converts a conventional BDD representing a given Boolean function into a ZBDD representing a prime-irredundant cube set.

The ISOP algorithm is summarized as this expansion:

$$isop = \bar{v} \cdot isop_0 + v \cdot isop_1 + isop_d.$$

where *isop* represents the prime-irredundant cube set, and *v* is one of the input variables. This expansion reveals that *isop* can be divided into three subsets containing \bar{v} , *v*, and neither. When \bar{v} and *v* are excluded from each cube, the three subsets *isop*₁, *isop*₀, and *isop*_d should also be prime-irredundant. Based on this expansion, the algorithm generates a prime-irredundant cube set recursively.

We found that the ISOP algorithm can be accelerated through the use of the new cube set representation based on ZBDDs. We prepared a hash-based cache to store the results of each recursive call. Each entry in the cache is formed as a pair (f, s) , where *f* is the pointer to a given BDD and *s* is the pointer to the result of the ZBDD. On each recursive call, we check the cache to see whether the same subfunction *f* has already appeared, and if so, we can avoid duplicate processing and return result *s* directly. By using this technique, we can execute the ISOP algorithm in a time roughly proportional to the size of graph, independent of number of the cubes and literals.

We implemented the program on a SPARC station 2 (128 MB) and generated prime-irredundant cube sets from the functions of large-scale combinational circuits. The results are listed in Table 7.1. The following circuits were used for this experiment: an (8+8)-bit adder “add8,” a (16+16)-bit adder “add16,” a (6×6)-bit multiplier “mult6,” an (8×8)-bit multiplier “mult8,” and a 24-input *Achilles’ Heel function*[BHMSV84] “achil8p” and its complement “achil8n.” Other circuits were chosen from the benchmarks of MCNC’90.

The columns “In.” and “Out.” show the scale of the circuits. The column “BDD nodes for func.” lists the number of nodes in conventional BDDs representing Boolean functions. “Cubes” and “Literals” show the scale of the generated prime-irredundant cube sets. Other columns are explained below.

Table 7.1 Generation of prime-irredundant cube sets.

Func.	Circuit size			Result of cube set generation			
	In.	Out.	BDD nodes for func.	Cubes	Literals	ZBDD nodes for cubes	Time (sec)
add8	17	9	41	2,519	23,211	88	0.5
add16	33	17	81	655,287	11,468,595	176	1.3
mult6	12	12	1,358	2,284	22,273	3,315	5.7
mult8	16	16	10,766	35,483	474,488	45,484	82.3
achil8	24	1	24	8	32	24	0.3
achil8n	24	1	24	6,561	59,049	24	0.3
c432	36	7	27,302	84,235	969,028	14,407	83.2
c499	41	32	52,369	348,219,564	6,462,057,445	195,356	2400.1
c880	60	26	19,580	114,299	1,986,014	18,108	78.7
c1908	33	25	17,129	56,333,473	1,647,240,617	233,775	385.6
c5315	178	123	32,488	137,336,131	742,664,419	41,662	886.4

Table 7.2 Effect of ZBDDs for cube set representation.

Func.	ZBDD nodes for cubes	BDD nodes for cubes	Z/B (%)	Density* (%)
add8	88	292	30.1	27.1
add16	176	844	20.8	26.5
mult6	3,315	6,170	53.7	40.6
mult8	45,484	78,802	57.7	41.8
achil8	24	118	20.3	8.3
achil8n	24	78	30.8	18.7
c432	14,407	45,319	31.8	16.0
c499	195,356	342,728	57.0	22.6
c880	18,108	78,444	23.0	14.5
c1908	233,775	404,432	57.8	44.3
c5315	41,662	174,566	23.8	1.5

*Density = (Literals/Cubes) / (In. × 2)

irredundant cube sets. They indicate the memory requirement when we use a classical representation, such as a linear linked list. The actual memory requirements of the implicit cube set representation are listed in the column “ZBDD nodes for cubes.” A,₃

we can see, extremely large prime-irredundant cube sets containing billions of literals can easily be generated in a practical computation time. Such cube sets have never been generated before. Our experimental results thus show that the implicit cube set representation reduces the memory requirement dramatically.

We also evaluated the effect of using ZBDDs. In Table 7.2, the column “BDD nodes for cubes” lists the number of nodes needed when we use conventional BDDs to represent implicit cube set representation. “ZB” is the ratio of size of ZBDDs and conventional BDDs. “Density” shows how many literals appear in a cube on the average. This result indicates the property that ZBDDs are effective for representing sparse combinations. Notice that v and \bar{v} never appear in the same cube, so the density does not exceed 50%. In general, reduced cube sets consist of sparse cubes and the use of ZBDDs is effective. When we manipulate cube sets using intermediate variables to represent multi-level logic, cube sets are sparser, and ZBDDs more effective.

7.2 FACTORIZATION OF IMPLICIT CUBE SET REPRESENTATION

In this section, we present a fast algorithm for factorizing implicit cube representation using ZBDDs, and we demonstrate results of our new multi-level logic optimizer based on the algorithm.

7.2.1 Weak-Division Method

In general, two-level logics can be factorized into more compact multi-level logics. The initial two-level logics are represented with large cube sets for primary output functions, as shown in Fig. 7.2(a). When we determine a good intermediate logic, we make a cube set for it and reduce the other existing cube sets by using a new intermediate variable. Eventually, we construct a multi-level logic that consists of a number of small cube sets, as illustrated in Fig. 7.2(b). The multi-level logic consists of hundreds of cube sets, each of which is very small. On the average, less than 10 variables out of hundreds are used for each cube set. They yield so sparse combinations that the use of ZBDDs is quite effective. Another benefit of ZBDDs is that we do not have to fix the number of variables beforehand. We can use additional variables whenever an intermediate logic is found.



Figure 7.2 Factorization of cube sets.

Weak-division (or algebraic division) is the most successful and prevalent method for generating multi-level logics from cube sets. For example, the cube set expression

$$f = a \cdot b \cdot d + a \cdot b \cdot \bar{e} + a \cdot b \cdot \bar{g} + a \cdot b \cdot \bar{g} + c \cdot d + c \cdot \bar{e} + c \cdot h$$

can be divided by $(a \cdot b + c)$. By using an intermediate variable p , we can rewrite the expression

$$f = p \cdot d + p \cdot \bar{e} + a \cdot b \cdot \bar{g} + c \cdot h \quad p = a \cdot b + c.$$

In the next step, f will be divided by $(d + \bar{e})$ in a similar manner.

Weak-division does not exploit all of Boolean properties of the expression and is only an algebraic method. In terms of result quality, it is not as effective as other stronger optimizing methods, such as the *transduction method*[MKLC87]. However, weak-division is still important because it is used for generating initial logic circuits for other strong optimizers, and is applied to large-scale logics that cannot be handled by strong optimizers.

The conventional weak-division algorithm is executed by computing the common part of quotients for respective cubes in the divisor. For example, suppose the two expressions are

$$\begin{aligned} f &= a \cdot b \cdot d + a \cdot b \cdot \bar{e} + a \cdot b \cdot \bar{g} + c \cdot d + c \cdot \bar{e} + c \cdot h, \\ p &= a \cdot b + c. \end{aligned}$$

f can be rewritten as:

$$f = a \cdot b \cdot (d + \bar{e} + \bar{g}) + c \cdot (d + \bar{e} + h).$$

The quotient (f/p) can then be computed as

$$(f/p) = (f/(a \cdot b)) \cap (f/c)$$

$$\begin{aligned}
 &= (d + \bar{e} + \bar{g}) \cap (d + \bar{e} + h) \\
 &= d + \bar{e}.
 \end{aligned}$$

The remainder ($f \% p$) is computed using the quotient:

$$\begin{aligned}
 (f \% p) &= f - p \cdot (f/p) \\
 &= a b \bar{g} + c h.
 \end{aligned}$$

Using the quotient and the remainder, we can reduce f :

$$\begin{aligned}
 f &= p \cdot (f/p) + (f \% p) \\
 &\simeq p \bar{d} + p e + a b \bar{g} + c h.
 \end{aligned}$$

One step in the factorization process is then completed.

The conventional weak-division algorithm requires an execution time that depends on the length of expressions (or the number of literals in f and p) because we have to compute a number of quotients for all cubes in the divisor. This method is therefore impracticable when we deal with very large cube sets such as those for parity functions and adders. In the next section, we present a much faster weak-division algorithm based on the implicit cube set representation using ZBDDs.

7.2.2 Fast Weak-Division for Implicit Cube Set Representation

Our method generates (f/p) from f and $p (\neq 0)$ in the implicit cube set representation. The algorithm is described in Fig. 7.3. The basic idea here is that we do not compute quotients for respective cubes in the divisor, but rather for subsets of cubes factored by an input variable. Here, v is the highest-ordered input variable contained in p , and cube sets f and p are factored into three parts as

$$\begin{aligned}
 f &= \bar{v} f_0 + v f_1 + f_d, \\
 p &= \bar{v} p_0 + v p_1 + p_d.
 \end{aligned}$$

The quotient (f/p) can then be written as

$$(f/p) = (f_0/p_0) \cap (f_1/p_1) \cap (f_d/p_d).$$

Each sub-quotient term can be computed recursively. The procedure is eventually broken down into trivial problems and the results are obtained. If one of the values for p_0 , p_1 , or p_d is zero, we may skip the term. For example, if $p_1 \ll 0$, then $(f/p) = (f_0/p_0) \cap (f_d/p_d)$. Whenever we find that one of the values for (f_0/p_0) ,

```

procedure(f/p)
{
    if(p = 1) return f;
    if(f = 0 or f = 1) return 0;
    if(f = p) return 1;
    q ← cache("f/p");
    if(q exists) return q;
    v ← p.top; /* the highest variable in p */
    (f0, f1, fd) ← factors of f by v;
    (p0, p1, pd) ← factors of p by v;
    q ← p;
    if(p0 ≠ 0) q ← f0/p0;
    if(q = 0) return 0;
    if(pd ≠ 0)
        if(f = p) q ← f1/p1;
        else q ← q ∩ (f1/p1);
    if(q = 0) return 0;
    if(pd ≠ 0)
        if(f = p) q ← fd/pd;
        else q ← q ∩ (fd/pd);
        cache("f/p") ← q;
    return q;
}

```

Figure 7.3 Implicit weak-division algorithm.

(f_1/p_1) and (f_d/p_d) becomes zero, $(f/p) = 0$ becomes obvious and we no longer need to continue the calculation.

This algorithm computes the example shown in the previous section as follows:

$$\begin{aligned}
 (a b d + a b \bar{e} + a b \bar{g} + a d + c \bar{e} + c \bar{g} + c h)/(a b + c) \\
 &= (b d + b \bar{e} + b \bar{g})/b \cap (c d + c \bar{e} + c \bar{g})/c \\
 &= (d + \bar{e} + \bar{g})/1 \cap (d + \bar{e} + h)/1 \\
 &= (d + \bar{e} + \bar{g}) \cap (d + \bar{e} + h) \\
 &= d + \bar{e}.
 \end{aligned}$$

In the same way as for the ISOP algorithm, we prepared a hash-based cache to store results for each recursive call and avoid duplicate execution. Using the cache technique, we can execute this algorithm in a time nearly proportional to the size of the graph, regardless of the number of cubes and literals.

```

procedure( $f \cdot g$ )
  if ( $f.top < g.top$ ) return  $(g \cdot f)$  ;
  if ( $g = 0$ ) return 0 ;
  if ( $g = 1$ ) return  $f$  ;
   $h \leftarrow \text{cache}(f \cdot g)$ ; if ( $h$  exists) return  $h$  ;
   $n \leftarrow f.top$ ; /* the highest variable in  $f * g$  */
   $(f_0, f_1, f_{d1}) \leftarrow \text{factors of } f \text{ by } n$  ;
   $(g_0, g_1, g_{d1}) \leftarrow \text{factors of } g \text{ by } n$  ;
   $h \leftarrow \overline{n}(f_0 \cdot g_0 + f_0 \cdot g_{d1} + f_{d1} \cdot g_0)$ 
    +  $n(f_1 \cdot g_1 + f_1 \cdot g_{d1} + f_{d1} \cdot g_1) + f_{d1} \cdot g_{d1}$  ;
  cache( $f \cdot g$ )  $\leftarrow h$  ;
  return  $h$  ;
}

```

Figure 7.4 Implicit multiplication algorithm.

To obtain the remainder of division $(f \% p) = f - p \cdot (f/p)$, we need to compute the algebraic multiplication between two cube sets. This procedure can also be described recursively and executed quickly using the cache technique, as illustrated in Fig. 7.4.

7.2.3 Divisor Extraction

For multi-level logic synthesis based on the weak-division method, the quality of the results greatly depends on the choice of divisors. *Kernel extraction*[BSVW87] is the most common and sophisticated method for obtaining divisors. It extracts good divisors and has been used successfully in practical systems such as MIS-II. For very large cube sets, however, this method is complicated and time consuming.

Here we present a simple and fast method for finding divisors in implicit cube sets. The basic algorithm is described as follows:

```

Divisor( $f$ )
  {
     $v \leftarrow$  a literal appears twice in  $f$  ;
    if ( $v$  exist) return Divisor( $f/v$ ) ;
    else return  $f$  ;
  }
}

```

If there is a literal that appears more than once in a cube set, we compute the factor for the literal. Repeating this recursively, we eventually obtain a divisor, which is the same as the one called a *Level-0 kernel* in the kernel extraction method used in

MIS-II. With this method, factors for a literal can be computed quickly in the implicit representation. Whether a literal appears more than once can be checked efficiently by looking on the branch of the graph.

A different divisor may be obtained for another order of factoring literals. When two or more possible literals are located, we choose one defined later so that the extracted divisor may have variables nearer to the primary inputs. This rule allows us to maintain a shallow depth of the circuit.

The use of a common divisor for multiple cube sets may yield better results, but locating common divisors is complicated and time consuming for large cube sets. So far, we have been able to extract only single output divisors and apply them to all the other cube sets. When there is a cube set providing a non-zero quotient for the divisor, we factorize the cube set. At least one cube set and sometimes more can be divided by a common cube.

Using the complement function for the divisor, we sometimes can attain more compact expressions. For example,

$$f = a\bar{c} + b\bar{c} + \bar{a}\bar{b}c$$

can be factorized using a complement divisor as:

$$\begin{aligned} f &= p\bar{c} + \bar{p}c \\ p &= a + b. \end{aligned}$$

It is not easy to compute the complement function in the cube set representation. We transform the cube set into a conventional BDD for the Boolean function of the divisor, and make a complement for the BDD. We then regenerate a cube set from the inverted BDD by using the ISOP algorithm. This strategy seems as if it would require a large computation time, however, the actual execution time is comparatively small in the entire process because the divisors are always small cube sets.

7.3 IMPLEMENTATION AND EXPERIMENTAL RESULTS

Based on the above method, we implemented a multi-level logic synthesizer. The basic flow of the program is illustrated in Fig. 7.5. Starting with non-optimized multi-level logics, we first generate BDDs for the Boolean functions of primary outputs under a heuristic ordering of input variables[MY90]. We then transform the BDDs into prime-redundant implicit cube sets by using the ISOP algorithm. The cube sets are then factorized into optimized multi-level logics by using the fast weak-division method. We wrote the program with C++ language on a SPARC station 2 (128 MB).




Figure 7.5 Basic flow of multi-level logic synthesizer.

We compared our experimental results with those of the MIS-II using a conventional cube-based method. The results are listed in Table 7.3. The circuits were an 8-bit and 16-bit parity functions “xor8” and “xor16,” a (16+16)-bit adder “add16,” a (6×6) -bit multiplier “mult6,” and other circuits chosen from the MCNC’90 benchmarks. The column “Lit.” lists the total number of literals in multi-level logic, and the column “Time(s)” is the total CPU time for optimization. The heading “MIS-II(Flatten)” labels the results obtained when we forced the MIS-II to flatten multi-level logics into cube sets and then factorized them using weak-division. “Our method” uses the implicit cube set representation.

The experimental results show that we can now quickly flatten and factorize circuits, even for parity functions and adders, that have never been flattened with other methods. Our method is much faster than MIS-II, and the difference is remarkable when large cube sets are factorized. This result demonstrates the effect of our implicit cube set representation.

When the flattened cube sets becomes too large, an incremental optimization method is sometimes effective. MIS-II provides an option of incremental optimization without flattening. We compared our results with such incremental methods. In Table 7.4, “MIS-II(algebra)” denotes the results of incremental optimization using only algebraic rules, and “MIS-II(Bool)” denotes the results obtained by using Boolean optimization

Table 7.3 Results of multi-level logic synthesis.

Func.	Two-Level Logic		MIS-II(Flatten)		Our Method	
	Literals	ZBDD nodes	Literals	Time (sec)	Literals	Time (sec)
xor8	1,152	28	28	38.3	28	0.3
xor16	557,056	60	x	(>20h)	60	0.7
add16	11,468,595	176	x	(>20h)	257	6.9
mult6	22,273	3,315	x	(>20h)	6,802	2,900.7
9sym	1,036	42	83	29.8	1,117	1.8
vg2	914	102	97	33.9	102	1.7
alu4	5,539	1,129	1,319	3,751.6	1,148	64.5
apex1	4,115	1,768	2,863	10,945.1	2,521	209.6
apex2	15,530	1,144	x	(>20h)	253	29.5
apex3	4,679	1,539	2,132	1,926.6	2,221	158.2
apex4	8,055	1,545	3,509	1,345.9	3,473	462.4
apex5	7,603	2,387	1,206	156.9	1,185	58.7
c432	963,028	14,407	x	(>20h)	1,510	692.3

based on BDDs. Our method is inferior to these methods in terms of optimization quality (for example, on “mult6” and “alu4”), but incremental methods greatly depend on the characteristics of the initial circuits. With “9sym” and “vg2,” for example, they are trapped in a local optimum. The results show that our method can be a good alternative method for logic optimization. In terms of computation time, our method is much faster than “MIS-II(Bool),” and is almost as fast as “MIS-II(algebra).”

7.4 CONCLUSION

We have developed a fast weak division method for implicit cube sets based on ZBDDs. Computation time for this method is nearly proportional to the size of ZBDDs, and is independent of the number of cubes and literals in cube sets. Experimental results indicate that we can quickly flatten and factorize circuits — even for parity functions and adders, which have never been practicable before. Our method greatly accelerates logic synthesis systems and enlarges the scale of the circuits to which these systems are applicable.

8

Table 7.4 Comparison with incremental optimization.

Func.	Initial		MS-II(algebra)		MS-II(Bool)		Our Method	
	Literals	Time (sec)	Literals	Time (sec)	Literals	Time (sec)	Literals	Time (sec)
xor8	63	28	0.4	28	1.1	28	0.3	
xor16	135	60	0.9	60	1.9	60	0.7	
add16	432	208	4.7	192	12.0	257	6.9	
mult6	883	520	12.2	393	42.4	6,802	2,900.7	
9sym	610	425	3.2	510	444.4	117	1.8	
vg2	922	414	5.7	480	97.4	102	1.7	
ah4	7,483	1,195	171.8	283	2,592.1	1,148	64.5	
apex1	9,133	1,684	127.3	1,689	4,438.3	2,521	209.6	
apex2	14,871	363	306.7	347	12,842.7	253	29.5	
apex3	8,397	1,747	102.4	1,723	63,427.6	2,221	158.2	
apex4	14,960	2,586	238.3	2,514	9,160.2	3,473	462.4	
apex5	7,106	917	59.3	822	267.0	1,185	58.7	
c432	372	265	4.4	331	728.9	1,510	692.3	

In this chapter, we present a good application of ZBDDs, that manipulates arithmetic polynomial formulas containing higher-degree variables and integer coefficients. In this method[Min95], we can represent large-scale polynomials compactly and uniquely, and can manipulate them in a practical time. Constructing canonical forms of polynomials immediately leads to equivalence checking of arithmetic expressions. Since polynomial calculus is a basic part of mathematics, our method is expected to be useful for various problems.

There is still some room to improve the results. We have used a simple strategy for choosing divisors, but more sophisticated strategies might be possible. Moreover, a Boolean division method for implicit cube sets is worth investigating to improve the optimization quality.

8.1 REPRESENTATION OF POLYNOMIALS


Polynomials can be manipulated in a similar way to the cube sets manipulation, except that polynomials differ from cube sets in the following two points:

- They can have higher-degree variables.
($x \cdot x = x^2$, rather than $x \cdot x = x$ in Boolean algebra.)
- They can have terms with coefficients.
($x + x = 2x$, rather than $x + x = x$ in Boolean algebra.)

Here we show a method for manipulating polynomials with higher-degree variables and coefficients.

variables, we can use more than 8,000 sorts of variables when using 8-bit coding (max 255) for degrees.

One of feature of our method is that it gives canonical forms of a polynomials, since the degrees are uniquely decomposed into the combinations based on a binary coding, and ZBDDs represent the sets of combinations uniquely. In addition, ZBDDs clearly exhibit their efficiency. For example, $x^1 \cdot x^2 (= x^3)$ is represented as a combination of only x^1 and x^2 , but $x^4 \cdot x^8 \cdot x^{16} \dots$ are not included. In ZBDDs, the nodes for the irrelevant items $x^4 \cdot x^8 \cdot x^{16} \dots$ are automatically eliminated. In many cases, variables with lower degrees appear more often than those with higher degrees, so that most of the combinations are sparse and ZBDDs are effective. In addition, when dealing with many sorts of variables, we should consider that the combination $x^1 \cdot x^2$ does not include other sorts of variables, such as $y^1 \cdot y^2 \cdot y^4 \dots$ or $z^1 \cdot z^2 \cdot z^4 \dots$. In this case, the combinations become very sparse and ZBDDs are especially effective.






Figure 8.2 Representation of coefficients.

negative numbers (typically, -1 is “all one”), and the ZBDD reduction rule is not effective to those non-zero bits. And with the other using the absolute value, the operation of addition become complicated since we have to switch the addition into subtraction for some product terms in the same formula.

To solve these problems, we used another binary coding based on $(-2)^k$: each bit represents $1, -2, 4, -8, 16, \dots$. For example, -12 can be decomposed into $(-2)^5 + (-2)^4 + (-2)^2 = -2 \cdot 2^4 + 2^4 + 2^2$, and can be represented by a ZBDD as shown in Fig. 8.2(c). In this way, we can avoid producing many non-zero bits for small negative numbers.

Two polynomials are equivalent if and only if they have the same coefficients for all corresponding terms. Since our new representation method maintains uniqueness, we can immediately check the equivalence between two polynomials after generating ZBDDs.

8.2 ALGORITHMS FOR ARITHMETIC OPERATIONS

Polynomials can be manipulated by arithmetic operations, such as addition, subtraction, and multiplication. We first generate ZBDDs for trivial formulas that are single variables or constants, and then we use these arithmetic operations to construct more complicated polynomials. An example is shown in Fig. 8.3. To generate a ZBDD




Figure 8.3 Generation of ZBDDs for arithmetic expressions.

for the formula $x^2 + 4xy$ from the arithmetic expression $x \times (x + 4 \times y)$, we first generate graphs for “ x ,” “ y ,” and “ 4 ,” and then use some arithmetic operations. After generating ZBDDs for polynomials, we can immediately check the equivalence between two polynomials. We can also easily evaluate the polynomials in terms of the length, degrees, coefficients, etc.

In this section, we present efficient algorithms for the arithmetic operations of polynomials.

8.2.1 Multiplication by a Variable

We first show an algorithm for multiplying a polynomial F by a variable v . This operation is a basic part of other arithmetic operations. The algorithm divides F into the two subformulas F_1 and F_0 according to whether they contain v . In multiplying by v , each product term in F_0 gets v^n , and each product term in F_1 gets v^{n^2} instead of v . Then $(F_1 \times v^2)$ is computed recursively. This action can be described as

$$F \times v = v \cdot F_0 \cup (F_1 \times v^2), \text{ where } F = v \cdot F_1 \cup F_0,$$

and is illustrated in Fig. 8.4. The algorithm is executed efficiently when the variables are ordered as $x^1, x^2, x^4, x^8, \dots$, that is, $(x^k)^2$ is always the next variable of x^k .




Figure 8.4 ZBDDs in multiplication by a variable.

By multiplying by a special symbol 2^k (or $(-2)^k$), we can perform a "shift" operation for the coefficients in a formula.

8.2.2 Addition

If F and G have no common combinations, the addition $(F + G)$ can be completed by just merging them. When they contain some common combinations, we calculate the following formula:

$$(F + G) \approx S + (C \times 2), \\ \text{where } C = F \cap G, S = (F \cup G) - C.$$

By repeating this process, we eventually exhaust common combinations and complete the procedure.

We can explain the action of the algorithm using an example: the addition of $F = x + z$ and $G = 3x + y (= 2^1x + x + y)$. In the first execution, $C \leftarrow x$ and $S \leftarrow 2^1x + y + z$. Since $C \neq 0$, we repeat the procedure with $F = 2^1x + y + z (= S)$ and $G = 2^1x (= C \times 2)$. In the second execution, $C \leftarrow 2^1x$ and $S \leftarrow y + z$, and we repeat with $F = y + z$ and $G = 2^2x$. The third time, $C = 0$ and the result $2^2x + y + z$ is obtained.

When the coding based on $(-2)^k$ is used, the addition and subtraction can be performed as follows:

$$(F + G) = S - (C \times (-2)), \\ (F - G) = D + (B \times (-2)).$$

where $D = F \cap G$, $B = \overline{F} \cap G$.

In this procedure, the addition and subtraction are called alternately.

8.2.3 Multiplication of Polynomials

Using the two operations described in previous section, we can compose an algorithm for multiplying two polynomials. This algorithm is based on the divide-and-conquer idea. Suppose that v is the variable of the root node in the ZBDD. We first factor F and G into two parts:

$$F = v \cdot F_1 \cup F_0, \quad G = v \cdot G_1 \cup G_0.$$

The product $(F \times G)$ can then be written as:

$$(F \times G) = (F_0 \times G_0) + (F_1 \times G_1) \times v^2 \\ + ((F_1 \times G_0) + (F_0 \times G_1)) \times v.$$

Each sub-product term can be computed recursively, and the result is obtained when the expressions are eventually broken down into trivial ones. In the worst case, this algorithm would require a number of recursive calls that is exponential for the number of variables; however, we can accelerate the procedure by using a hash-based cache memory that stores the results of recent operations. By referring to the cache before each recursive call, we can avoid duplicate executions for equivalent subformulas. Consequently, the execution time depends on the size of the ZBDDs, not on the number of terms. This algorithm is given in detail in Fig. 8.5.

8.2.4 Division

In polynomial calculus, the division operation yields a quotient (F/G) and a remainder $(F \% G)$. This algorithm can also be described by a recursive formula. Suppose x is the variable of the root node in ZBDD, and that s and t are the highest degrees of x in F and G , respectively. They are then factored into two parts:

$$F = x^s \cdot F_1 \cup F_0, \quad G = x^t \cdot G_1 \cup G_0.$$

The quotient (F/G) can be written as:

$$(F/G) = (F_1/G_1)x^{(s-t)} + (F - (F_1/G_1)x^{(s-t)} \times G)/G.$$

The sub-quotient terms can be computed recursively. As in the multiplication algorithm, the result is obtained when the expressions are eventually broken down into

```

procedure( $F \times G$ )
{
    if ( $F.top < G.top$ ) return ( $G \times F$ );
    if ( $G = 0$ ) return 0;
    if ( $G = 1$ ) return  $F$ ;
     $H \leftarrow \text{cache}("F \times G")$ ; if ( $H$  exists) return  $H$ ;
     $v \leftarrow F.top$ ; /* the highest variable in  $F$  */
    ( $F_0, F_1$ )  $\leftarrow$  factors of  $F$  by  $v$ ;
    ( $G_0, G_1$ )  $\leftarrow$  factors of  $G$  by  $v$ ;
     $H \leftarrow (F_1 \times G_1) \times v^2$ ;
     $+ ((F_1 \times G_0) + (F_0 \times G_1)) \times v + (F_0 \times G_0)$ ;
    cache("F  $\times$  G")  $\leftarrow H$ ;
    return  $H$ ;
}

```

Figure 8.5 Algorithm for multiplication of polynomials.

trivial ones. (For example, $F/G = 0$ when $s < t$.) A hash-based cache memory is also referred to avoid duplicate executions for equivalent subformulas. The remainder ($F \% G$) can be obtained by $F - (F/G) \times G$.

When dealing with more than one sort of variables, this algorithm may give different quotients depending on the variable ordering of ZBDDs. However, the quotient is computed uniquely for any variable ordering when the remainder is zero. Using this division algorithm, we can easily check whether a polynomial is a factor of another polynomial.

8.2.5 Substitution

Using the division operation, we can compute the substitution operation $F[x = G]$ for given polynomials F and G , and for a variable x contained in F . The algorithm can be written as:

$$(F/x)[x = G] = (F/x)[x = G] \times G + (F\%x).$$

$(F/x)[x = G]$ is computed recursively. If no x appears in F , $F[x = G] = F$. We can use this algorithm to perform various substitutions, such as $F[x = x+1]$, $F[x = y^2]$, and $F[x = 5]$. This operation is very useful for practical applications.

8.3 IMPLEMENTATION AND EXPERIMENT

Using the techniques described in Section 8.2, we implemented a program for manipulating polynomials. Our program is written in C++ language on a SPARC station 2 (SunOS 4.1.3, 32 MB). It can handle about 8,000 sorts of variables, degrees up to 255, and coefficients up to 2^{255} . Our BDD package requires about 30 bytes per node.

To evaluate our method, we constructed ZBDDs for large-scale polynomials. We first generated ZBDDs for constants. In our experiment, only 15 nodes were needed to represent the number "1,000,000,000." Table 8.1 lists the results for $n!$. We can easily generate ZBDDs for constants as large as $56!$ within about three seconds. (When $n = 57$, $n!$ exceeds 256 bit.)

We also tried to represent various kinds of polynomials, such as x^n , $(x+1)^n$, $\sum_{k=0}^n x^k$, and $\prod_{k=1}^n (x_k + 1)$. As shown in Tables 8.2 and 8.3, within a feasible time and space, we can generate ZBDDs for extremely large-scale polynomials, some of which consist of millions of terms. This has never been practical in conventional representation, which requires a memory space proportional to the number of terms.

Our method greatly accelerates the computation of polynomials and expands the scale of their applicability. It is especially effective when dealing with many sorts of variables, a feat that has been difficult for conventional methods.

Table 8.1 Result for $n!$

n	ZBDD nodes	Time (sec)
10	8	0.1
20	22	0.3
30	32	0.9
40	43	1.7
50	64	2.8
56	62	3.2

Table 8.2 Results for representing polynomials.

n	x^n	ZBDD Time nodes (sec)	ZBDD Time nodes (sec)	$\sum_{k=0}^n x^k$	ZBDD Time nodes (sec)	$\sum_{k=0}^n (k \times x^k)$	ZBDD Time nodes (sec)	$(x + 1)^n$	ZBDD Time nodes (sec)
1	1	0.1	1	0.1	1	0.1	1	2	0.1
2	2	0.1	2	0.1	2	0.1	4	0.1	0.1
3	3	0.1	5	0.1	2	0.1	5	0.1	0.1
4	4	0.1	6	0.1	3	0.1	8	0.1	0.1
5	5	0.1	7	0.1	6	0.1	18	0.1	0.1
10	10	0.1	7	0.1	7	0.1	26	0.1	0.1
20	20	0.1	7	0.1	8	0.1	49	0.1	0.1
30	30	0.1	9	0.1	8	0.1	77	0.1	0.1
50	50	0.1	11	0.1	10	0.1	146	0.3	0.3
100	100	0.1	11	0.1	12	0.1	209	0.5	0.5
200	200	0.1	12	0.1	14	0.1	423	1.0	1.0
255	255	0.1	11	0.1	8	0.2	75	1.3	1.3

Table 8.3 Results for large-scale polynomials.

n	$\prod_{k=1}^n (x_k + 1)$	Terms	ZBDD Time nodes (sec)	$\prod_{k=1}^n (x_k + k)$	Terms	ZBDD Time nodes (sec)	$\prod_{k=1}^n (x_k + 1)^4$	ZBDD Time nodes (sec)	ZBDD Time nodes (sec)
1	1	2	1	0.1	2	1	0.1	5	7
2	2	4	2	0.1	4	4	0.1	25	25
3	3	8	3	0.1	8	10	0.1	125	70
5	5	32	5	0.1	32	32	0.1	3,125	264
10	10	1,024	10	0.1	1,024	619	1.1	9,765,625	2,053
11	11	2,048	11	0.1	2,048	1,131	3.5	48,828,125	2,730
12	12	4,096	12	0.1	4,096	1,866	4.8	244,140,625	3,575
13	13	8,192	13	0.1	8,192	3,334	8.4	1,220,783,125	4,586
15	15	32,768	15	0.1	32,768	9,338	22.8	(5 ¹⁵)	7,151
20	20	1,048,576	20	0.1	-	(*)	-	(5 ²⁰)	17,374

(*) Memory overflow (32 MB).




Figure 8.6 Computation of signal probability in logic circuit.

probability in logic circuits. As illustrated in Fig. 8.6, on each primary input of the circuit, we assign a variable representing the probability that the signal is '1.' Then the probability at primary outputs and internal nets can be expressed exactly by polynomials using those probabilistic variables. These polynomials may grow large, but our method nonetheless helps us to manipulate them efficiently. In our preliminary experiment, the polynomial for an 8-bit adder circuit required as many as 9,841 product terms, but it could be represented by a ZBDD with only 125 nodes. This technique is applicable for various kinds of statistic analysis, such as probabilistic fault simulation, power consumption estimation, and timing hazard analysis.

The formal verification of arithmetic-level description is another possible application. For example, suppose the two arithmetic expressions:

$$\begin{aligned} F_1 &= (z - 2x)(6xy - 15xz + 2y^2 - 5yz), \\ F_2 &= (3x + y)(10xz - 4xy + 2yz - 5z^2), \end{aligned}$$

and whether $F_1 = F_2$?

By generating canonical forms of polynomials for the two expressions, the equivalence can be checked immediately. In addition, we can easily calculate the difference between the two expressions, for finding design error when they are not equivalent. Our method would thus be useful as a basic technique for high-level synthesis and formal verification in LSI design.

8.5 CONCLUSION AND REMARKS

We have proposed an elegant way to represent polynomials by using ZBDDs, and have shown efficient algorithms for manipulating those polynomials. Our experimental results indicate that we can manipulate large-scale polynomials implicitly within a

8.4 APPLICATION FOR LSI CAD

Because polynomial calculus is a basic part of mathematics, our method is useful for various problems in LSI CAD. One good application is in the computing of signal

$$4xy + 3x + 2y + 1$$

$$4xy + 3x + 2y + 1$$




Figure 8.7 Comparison of ZBDD-based method and BMD.

feasible time and space. An important feature of our representation is that it is the canonical form of a polynomial under a fixed variable order. Because the polynomial calculus is a basic part of mathematics, our method is very useful in various areas.

Recently, several variants of BDDs have been devised to represent multi-valued logic functions, and one of the remarkable idea is *Binary Moment Diagram (BMDs)* developed by Bryant[BC95] and mentioned in Section 4.3. BMDs can also represent polynomials containing coefficients. One big difference is that BMDs assume binary-valued variables, so they cannot deal with the higher-degree variables. Except for this difference, the BMDs and our method are near to each other. Figure 8.7(a) shows the ZBDD-based representation for $(4xy + 3x + 2y + 1)$. If we change the variable order such that the coefficient variables move from higher to lower positions, the ZBDD becomes as shown in Fig. 8.7(b), where the subgraphs with the coefficient variables correspond to the terminal nodes in the BMD. This indicates that the BMD and the ZBDD-based representation can be transformed into each other by changing the variable order. The efficiency of the two representations therefore depends on the nature of the objective functions; it is thus difficult to determine which representation is more efficient in general.

In the future we will try to implement other interesting operations on polynomials, such as differential methods, finding max/min values, solving equations, approximation,

and factorization. We can generalize this polynomial manipulation technique to include such things as rational expressions, negative or non-integer degrees, and complex(imaginary)-number coefficients.

9

ARITHMETIC BOOLEAN EXPRESSIONS

9.1 INTRODUCTION

Boolean expressions are sometimes used in the research and development of digital systems, but calculating Boolean expressions by hand is a cumbersome job , even when they have only a few variables. For example, the Boolean expressions $(a \wedge b) \vee (a \wedge \bar{b}) \vee (\bar{a} \wedge c)$, $(a \wedge b) \vee (\bar{a} \wedge c) \vee (\bar{a} \wedge \bar{b})$, and $(a \wedge b) \vee (\bar{a} \wedge \bar{b}) \vee (\bar{a} \wedge c) \vee (\bar{b} \wedge c)$ represent the same function, but it is hard to verify their equivalence by hand. If they have more than five or six variables, we might as well give up. This problem motivated us to develop a Boolean expression manipulator (BEM)[Miy89], which is an interpreter that uses BDDs to calculate Boolean expressions. It enables us to check the equivalence and implications of Boolean expressions easily, and it helped us in developing VLSI design systems and solving combinatorial problems.

Most discrete problems can be described by logic expressions; however, the arithmetic operators such as addition, subtraction, multiplication, and comparison, are convenient for describing many practical problems. Such expressions can be rewritten using logic operators only, but this can result in expressions that are complicated and hard to read. In many cases, arithmetic operators provide simple descriptions of problems.

In this chapter, we present a new Boolean expression manipulator, that allows the use of arithmetic operators[Min93a]. This manipulator, called BEM-II, can directly solve problems represented by a set of equalities and inequalities, which are dealt with in 0-1 linear programming. Of course, it can also manipulate ordinary Boolean expressions. We developed several output formats for displaying expressions containing arithmetic operators.